Ticket to Ride(tm)
IV Accelerator Chip
- High Performance 128-bit Visual Processor for 3D, 2D, and Video Desktop
- Number Nine's exclusive 128-bit Widebus technology
- 2X AGP and PCI 2.1 compliant
- Tightly coupled 128-bit 3D/Video and 2D Engine
- Full 430 MFLOPs Floating Point 3D Rendering Pipeline
- True Color/High Color 3D Rendering
- 32-bit Precision Z-buffer
- 24-bit Digital Data Output
- Integrated 128-bit, 250MHz Pallete DAC
- Optimized SDRAM/SGRAM/WRAM Interface
- Memory Configuration up to 32MB
- 128-bit WRAM support(256-bit interleaved)
- Support for external DAC
- Shared Frame Buffer Support
- 3.3 Volt IO and core, 5 volt tolerant
- 388 Pin BGA Package
Ticket to Ride IV is Number Nine's fourth
generation, true 128-bit graphics processor. It offers nearly triple the performance
of its predecessor, the award-winning original Ticket to Ride
chip. An advanced blending unit, display list processing power, and true color 3D at super
high resolutions earned Ticket to Ride the honor of being
selected by Microsoft to display their GDI-2K interface at WinHec (Windows Developer
Hardware Conference.) Ticket to Ride IV improves upon all these
features, positioning itself as technology well beyond the millennium.
Ticket To Ride(tm) Accelerator Chip
Award winning 3D rendering for both Direct3D(tm)
and OpenGL(tm), the World's fastest 2D performance and full screen MPEG video
acceleration - in a single chip. What a way to celebrate our 15th Year at Number Nine
Performance 128-bit Visual Acceleration for 3D, 2D, and Video Desktop Applications
- Number Nine's 3rd generation 128-bit architecture:
- 3D, 2D and high performance video engine
- Internal floating point setup engine
- Display List Processor
- SVGA Support
- 1.6 GB Per Second Graphics Memory Bandwidth
- PCI 33MHz, 66MHz and AGP capable
- 352 Pin BGA Package
- 0.35 Micron Standard Cell
- 128-bit Support for SGRAM, WRAM, or VRAM
- Memory Configurations to:
- 24MB SGRAM and WRAM
- 48MB DRAM/VRAM combination
Architecture Satisfies Direct3D and OpenGL
- Chip and drivers optimized for Direct3D
- Transformed and lit vertices accepted without modification
- Advanced 3D chip features exposed
- Chip and software optimized for OpenGL including:
- Texture Filter Modes
- Alpha Blending Modes
- MCD OpenGL Driver
2D Graphics and Video
- Multi-Pixel Simultaneous Processing
- 100MHz Single Cycle Memory Controller
- Block Write Support
- Pre-Clipped BLTS, Fills, Area Patterns
- Display list processing for text and graphics
- 30 frames per second full screen MPEG playback
- Front End Color Space Conversion
- Real Time Single Pass Video Scaling in X and Y
3D Graphics and Superior Image Quality with Virtually No Loss of Performance
- Setup Engine
- Floating Point Setup Engine
- Full IEEE Floating Point inputs
- Hardware Vertex Sorting
- Texture processing
- Perspective Corrected Texture Mapping
- Tri-linear and Bi-linear Filtering
- 8KB on chip Texture Cache
- Palletized textures: 4, 2, 1bpt
- Non-Palletized textures: 32, 16, 8bpt
- Replace, Decal, Modulate, Blend Texture Modes
- 3D Display Buffers
- Double and Triple Display Buffering
- 32-/24-/16-bit Precision Z-Buffering
- 5 LOD MIP Mapping in Hardware
- Atmospheric effects
- Per Pixel Specular Lighting Effects
- Per Pixel Interpolated Fogging
- Per Pixel Alpha Blending and Compare
- Source and Destination
- 8x8, 4x4, 2x2 Dithering
- Gouraud Shading for 3D Triangles and Lines
Imagine 128 Series 2 Chip
The Imagine 128 Series 2 is the second generation in the Imagine family of
high performance visual processors. It is implemented in a 0.5 micron 3.3 volt CMOS gate
array process. Packaged in a 352 PBGA, (Plastic Ball Grid Array), it provides increased
performance and added functionality over its predecessor the Imagine 128
with reduced overall system cost.
- 33 MHz PCI 2.1 host interface clock.
- Asynchronous graphic processor.
- EDO Memory controller.
- Integrated VGA.
- Integrated display list processor.
- Integrated display controller (for DRAM frame buffers).
- Integrated Color space converter.
- Integrated DIB Converter.
- Directly supports 8, 16, 32 bits per pixel
- Two Operand Bit Blts.
- Scaling with X and Y interpolation.
- Flat and shaded line drawing with patterning.
- Flat and Gouraud shaded patterned triangles.
- Shared Z buffer, frame buffer, and back buffer.
- Hardware three dimensional volume clipping.
- Sixteen bit logical addressing in both X and Y, and 32 bits in Z.
- Two configurable Memory Windows.
- High speed image transfer.
The Imagine 128 Series 2 provides a high performance PCI 2.1 compliant
interface with no additional external logic required.
The Drawing Engine commands provide all of the normally required operations
including: BIT BLT, Line, Triangle, Write Image, and Read Image.
Software may interact with the Imagine 128 Series 2 by directly manipulating pixels
through the Memory Windows interface.
The Imagine 128 Series 2 is implemented using a symmetric multi graphic
processor (SMGP) architecture. This architecture allows the execution of two drawing
commands simultaneously with totally independent parameters.
Copyright � 1999 Number Nine Visual Technology,Inc.
All Rights Reserved.