


- 1 INDEX
- 2 CPU (SOCKET 7)
- 3 CLOCK GENERATOR
- 4 MTXC HOST INTERFACE
- 5 MTXC SYSTEM INTERFACE
- 6 CACHE 1
- 7 CACHE 2
- 8 DIMM 1
- 9 DIMM 2
- 10 SYSTEM BIOS, TSOP
- 11 PIIX4 1
- 12 PIIX4 2
- 13 IDE INTERFACE
- 14 ULTRA IO CONTROLLER
- 15 PARALLEL PORT
- 16 KB, FLOPPY, & COM PORTS
- 17 USB PORT INTERFACE
- 18 FAN & FRONT PANEL CONNECTORS
- 19 POWER SUPPLY
- 20 PCI SLOTS #1 & #2
- 21 PCI SLOTS #3 & #4
- 22 ISA SLOT #1
- 23 ISA SLOT #2
- 24 ISA SLOT #3
- 25 PULL-UP RESISTORS
- 26 DECOUPLING CAPS
- 27 CPU VOLTAGE REGULATORS
- 28 APPENDIX: SYSTEM BIOS, DIP
- 29 APPENDIX: COAST MODULE

Intel Corporation		
Title TX DESKTOP INDEX		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996		Sheet 1 of 29

P54C/P55 SOCKET 7




- 5V_SUPPLY: AN1,AN3
 CPU_ID_VCC: A19,A21,A23,A25,A27,A29,AA37,AC37
 AE37,AG37,AJ19,AJ29,AN21,AN23,AN25
 AN27,AN29,E21,E27,E37,G37,L33
 L37,N37,Q37,S37,T34,U33,U37,W37,Y37
 CPU_CORE_VCC: A7,A9,A11,A13,A15,A17,AA1,AC1,AE1,AG1
 AJ1,AN9,AN11,AN13,AN15,AN17,AN19,B2
 E15,G1,J1,L1,N1,Q1,S1,U1,W1,Y1
 GND: A3,AB2,AB36,AB4,AD2,AD36,AF2,AF36,AH2
 AJ7,AJ9,AJ13,AJ17,AJ21,AJ25,AJ27,AJ31
 AJ37,AL37,AM8,AM10,AM12,AM14,AM16,AM18
 AM20,AM22,AM24,AM26,AM28,AM30,AN37,B6
 B8,B10,B12,B14,B16,B18,B20,B22,B24,B26
 B28,E11,E13,E19,E23,E29,E31,H2,H36,K2
 K36,M2,M36,P2,P36,R2,R36,T2,T36,U35,V2
 V36,W3,X2,X36,Z2,Z36

** THIS TABLE IS FOR JUMPER CONFIGURATION BELOW.

BF1	BF0	BUSCORE FREQUENCY RATIO
0	0	2/5
0	1	1/3
1	0	1/2
1	1	2/3

This drawing contains information which has not been verified for manufacturing an end user product Intel is not responsible for the misuse of this information.



MTXC
PART 1 OF 2
HOST
INTERFACE


2-3	1-2
60 MHz	66 MHz

- 2 HBRDY# \rightarrow 2 HADS# \rightarrow T5 ADS#
- 2 HAHOLD \rightarrow 2 HNA# \rightarrow M5 BRDY#
- 2 HBOFF# \rightarrow 2 HEADS# \rightarrow L5 AHOLD
- 2 HM/IO# \rightarrow 2 HHITM# \rightarrow R5 EADS#
- 2 HCACHE# \rightarrow 2 HLOCK# \rightarrow T8 BOFF#
- 2 HSMIACT# \rightarrow 2 HKEN# \rightarrow H5 HITM#
- 2 HD/C# \rightarrow 2.6 HW/R# \rightarrow G5 M/IO#



HD[63..0] \rightarrow HD[63..0] 2.6

This drawing contains information which has not been verified for manufacturing an end user product. Intel is not responsible for the misuse of this information.

8,9 MD[0..63]



MTXC
PART 2 OF 2
PCI, DRAM, CACHE




GND: E15, J9, J10, J11, J12, K9, K10, K11, K12, L9, L10, L11, L12, M9, M10, M11, M12, T6, T16

This drawing contains information which has not been verified for manufacturing an end user product Intel is not responsible for the misuse of this information.



Intel Corporation		
Title TX DESKTOP MTXC MICRO CONTROLLER		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet 5 of 29	

NOTE: PIN 16, 38, 39, 42, 43 & 66 are no connects for PB SRAM



CACHE SIZE	INSTALL
0	R64 R60
256K	R60 R56 R57 R52
512K	R59 R54 R53 R55 R43


*NOTE:
R43 is for 512K
Cache only.



This drawing contains information which has not been verified for manufacturing an end user product Intel is not responsible for the misuse of this information.


THIS PAGE INTENTIONALLY LEFT BLANK

Intel Corporation		
Title	CACHE 2	
Size	Document Number	Rev
Date	Thursday, December 19, 1996	Sheet 7 of 29
		2.1



This drawing contains information which has not been verified for manufacturing an end user product Intel is not responsible for the misuse of this information.

Intel Corporation		
Title TX DESKTOP DIMM 0		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet 8 of 29	



DIMM 1

(BANK 1)

- NC: 62,146
- +3.3V: 6,18,26,40,41,49,5973
84,90,102,110,124,13
143,157,168
- GND: 1,12,23,31,32,43,44,5464
68,78,85,96,107,116,127,88
148,152,162

This drawing contains information which has not been verified for manufacturing an end user product Intel is not responsible for the misuse of this information.


Intel Corporation		
Title TX DESKTOP DIMM 1		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet 9 of 29	


J11

MODE	POS.
NORMAL	2-3
RECOVERY	1-2


Note: The X denotes a don't care.

MODE	J7	J6
Program Device	1-2	1-2
Plug -N- Play	2-3	1-2
Non-Plug-N-Play	X	2-3
Not Used	2-3	2-3







This drawing contains information which has not been verified for manufacturing an end user product Intel is not responsible for the misuse of this information.



This drawing contains information which has not been verified for manufacturing an end user product Intel is not responsible for the misuse of this information.

Intel Corporation		
Title	TX DESKTOP PIIX4 (SOUTH BRIDGE)	
Size	Document Number	Rev
		2.1
Date:	Thursday, December 19, 1996	Sheet 12 of 29


IDE CONNECTORS



This drawing contains information which has not been verified for manufacturing an end user product Intel is not responsible for the misuse of this information.

Intel Corporation		
Title TX DESKTOP IDE CONNECTORS		
Size	Document Number	Rev 2.1
Date	Thursday, December 19, 1996	Sheet 13 of 29







14 PD0R	PD0R	1	RP12-18	PD0
14 PD1R	PD1R	2	RP12-27	PD1
14 PD2R	PD2R	3	RP12-36	PD2
14 PD3R	PD3R	4	RP12-45	PD3
14 PD4R	PD4R	1	RP15-18	PD4
14 PD5R	PD5R	2	RP15-27	PD5
14 PD6R	PD6R	3	RP15-36	PD6
14 PD7R	PD7R	4	RP15-45	PD7




PARALLEL PORT CONNECTOR

This drawing contains information which has not been verified for manufacturing an end user product. Intel is not responsible for the misuse of this information.

Intel Corporation		
Title TX DESKTOP PARALLEL HEADER		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet 15 of 29	






USB PORT INTERFACE

This drawing contains information which has not been verified for manufacturing an end user product. Intel is not responsible for the misuse of this information.


Intel Corporation		
Title	TX DESKTOP UNIVERSAL SERIAL BUS (USB)	
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet	17 of 29



This drawing contains information which has not been verified for manufacturing an end user product. Intel is not responsible for the misuse of this information.

Intel Corporation		
Title	TX_DESKTOP FAN & FRONT PANEL CONNECTORS	
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet 18	of 29

DO NOT REPRODUCE




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation		
Title TX DESKTOP POWER SUPPLY		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996		
Sheet 19 of 29		

PCI SLOTS #1 & #2

PCI CONNECTOR #1

PCI CONNECTOR #2




This drawing contains information which has not been verified for manufacturing an end user product. Intel is not responsible for the misuse of this information.

Intel Corporation		
Title TX DESKTOP PCI SLOTS 1 & 2		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet	20 of 29


PCI SLOTS #3 & #4

PCI CONNECTOR #3

PCI CONNECTOR #4




ISA SLOT#1



This drawing contains information which has not been verified for manufacturing an end user product. Intel is not responsible for the misuse of this information.

Intel Corporation		
Title TX DESKTOP ISA SLOT#1		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet 22 of 29	


ISA SLOT#2



This drawing contains information which has not been verified for manufacturing an end user product Intel is not responsible for the misuse of this information.


Intel Corporation		
Title TX DESKTOP ISA SLOT#2		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet 23 of 29	


ISA SLOT#3




This drawing contains information which has not been verified for manufacturing an end user product. Intel is not responsible for the misuse of this information.

Intel Corporation		
Title TX DESKTOP ISA SLOT#3		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996		Sheet 24 of 29








Resistors are implemented as copper traces on inter layer:
 For loz. copper:
 Note 1: trace widths are 50 mils, 1.24" long.
 Note 2: trace widths are 50 mils, 0.83" long.

APPENDIX 1

J1	
MODE	POS.
NORMAL	2-3
RECOVERY	1-2

MODE	J7	J6
Program Device	1-2	1-2
Plug -N- Play	2-3	1-2
Non-Plug-N-Play	X	2-3
Not Used	2-3	2-3




**NOTE: The PA28F002BC-T Chip can be replaced with this P28F002BC-T (PDIP) Chip. When using the P28F002BC-T, simply replace page 10 of the TX_DESKTOP Design with this appendix page.

APPENDIX 2

Note:
PCIRST#, W/R#, & KRQAK

These (3) signals are
connected to coast
module for DRAM
CACHE use only.



Note: The Coast Module page,
when used replaces
the previous two CACHE pages
(pages 6 & 7).

Intel Corporation		
Title TX DESKTOP COAST MODULE		
Size	Document Number	Rev 2.1
Date: Thursday, December 19, 1996	Sheet 29 of 29	

The following are the changes from the Rev 2.0 to Rev 2.1 schematics:

1. Sheet 2: The value of the pull-up resistors on HRESET and HINIT (R53 and R55 respectively) changed from 4.7K to 330 ohms. These are timing critical, open collector outputs from the PIIX4 and need strong pull-ups.
2. Sheet 6,7: Cache topology changed from four 32Kx32 parts to two 64Kx32 parts. This reduces parts count and makes layout guidelines easier to meet.
3. Sheet 3,8,9: HCLKSRAM0 signal (R112) was removed due to change in cache topology. Clocks to DIMMs from clock synthesizer have also been moved to optimize layout. If SMBus is used to turn off the clocks, BIOS needs to be aware of the clock routing (i.e. which DIMM is connected to which clock). Signals that have moved include: HCLKDIMM0, HCLKDIMM5, HCLKDIMM6.
4. Sheet 10: PA28F002BC-T renamed to E28F002BC-T. The E prefix denotes the 40 pin TSOP part which is shown in the schematics and used on the customer reference board. (PA denotes a 44 pin PSOP package)
5. Sheet 12: An 8 pin thermal device U22 (not populated on the reference board) is added to the SMBus, located as close to the CPU as possible. This is for test purposes only.
6. Sheet 12: R83, a 1M ohm resistor in the PIIX4 RTC oscillator circuit is not required and therefore not installed.
7. Sheet 12: All unused GPIx inputs on the PIIX4 are tied high through 8.2K pull-up resistors to a power plane. GPI13 - GPI21 are tied to the 3.3v core power plane and GPI1 is tied to 3v Stand-by through 8.2k resistors. If GPI1 is left floating, this will violate ACPI compliance, preventing the GPI_STS bit (register base + 0Ch, bit 9) from functioning properly.
8. Sheet 12: PIIXTHRM is pulled to 3.3v (through resistor RP66-1) instead of SB3v. This signal is not part of the suspend well in the PIIX4.
9. Sheet 14: Open collector gate is added to the IRQ8# path to insure the voltage driven to the PIIX4 does not exceed a 3.3v level. The Super I/O device is a 5v part and could drive IRQ8# to 5v even if the pull-up on this pin is pulled to 3v Stand-by.
10. Sheet 14: Open collector driver U19B and 0 ohm resistor R123 was added to connect the PIIX4 and the Ultra I/O ring indicate lines. To implement ring indicate during STD/Soff, this part must be powered by the standby voltage.
11. Sheet 14: Capacitor C37 changed from 0 .1uF to 22pF.
12. Sheet 19: Bypass capacitor C234 changed from 1uF to .1uF.
13. Sheet 19: R145 changed from 390 ohms to 56 ohms to set SB3V correctly.
14. Sheet 19: R99 changed from 1K ohms to 22K ohms to provide adequate delay on RSMRST# at Schmitt trigger (U20e) input.

The following are miscellaneous changes not reflected in the Rev 2.1 Schematics or Gerber files:

1. Sheet 8,9: Series resistors R62, R63, R66, and R67 should be 0 ohm stuffing option resistors, and MRAS[5..4] should have 10 ohm series termination resistors located as close as possible to the MTXC.
2. Sheet 12: SMBCLK and SMBDATA should be pulled up to the 3.3V core plane through 8.2K resistors. It follows that the SMBus cannot be used as a resume event during STD/Soff since it is not tied to a standby voltage. These should not be pulled up to 3VSB when used with devices being powered from the core voltage (e.g. SDRAM) due to excessive leakage when the core voltage is off. If they are pulled up to 3VSB then all the devices on the SMBus should be tied to 3VSB.
3. The PCI Boundary Scan signals on the PCI connector are: TRST#, TMS, TDI, TDO, and TCK. Pullup and pulldown resistor values for these signals should follow the recommendations listed in the PCI Specification, Rev 2.1. If boundary scan is not supported on the motherboard, then TMS (connector pin A3) and TDI (connector pin A4) should be independently bused and pulled up, each with ~ 5K ohm resistors. TRST# (connector pin A1) and TCK (connector pin B2) should be independently bused and pulled down, each with ~ 5K ohm resistors. TDO (connector pin B4) should be left open.
4. Sheet 25: Change pullups on the following ISA signals from 330 Ohms to 1K: ZEROWS#, MEMCS16#, IOCS16#.
5. (6/27/97) There is no internal pull-up or down on PDD7 or SDD7 of the PIIX4. The ATA3 specification requires a 10K ohm pull-down on DD7 in section 4.3.1. Devices shall not have a pull-up resistor on DD7. It is recommended that a host have a 10K ohm pull-down resistor on PDD7 and SDD7 to allow the host to recognize the absence of a device at power-up. It is intended that this recommendation become mandatory in the next revision of this standard.

INTEL CORPORATION

Title		
TX DESKTOP REVISION HISTORY		
Size	Document Number	Rev 2.1
Date:	Thursday, December 19, 1996	Sheet of