R8822

16-Bit RISC Microcontroller User's Manual

RDC RISC DSP Controller

RDC Semiconductor Co., Ltd

http:\\www.rdc.com.tw

Tel. 886-3-666-2866

Fax 886-3-563-1498



Contents

	page
1. Features	4
2. Block Diagram	4
3. Pin Configuration	5
4. Pin Description	8
5. Basic Application System Block	14
6. Read/Write timing Diagram	16
7. Oscillator Characteristics	19
8. Execution Unit	20
8.1 General Register	20
8.2 Segment Register	20
8.3 Instruction Pointer and Status Flags Register	21
8.4 Address Generation	22
9. Peripheral Control Block Register	23
10. Power Save and Power Down	25
11. Reset	28
12. Bus Interface Unit	30
12.1 Memory and I/O Interface	30
12.2 Data Bus	30
12.3 Wait States	31
12.4 Bus Hold	32
12.5 Bus Width	34
13. Chip Select Unit	36
13.1 UCS	36
13.2 LCS	37
13.3 MCSx	38
13.4 <u>PCSx</u>	40
14. Interrupt Controller Unit	42
14.1 Master Mode and Slave Mode	42
14.2 Interrupt Vector, Type and Priority	43
14.3 Interrupt Request	
14.4 Interrupt Acknowledge	
14.5 Programming Register	



15. DMA Unit	59
15.1 DMA Operation	59
15.2 External Requests	64
15.3 Serial Port/DMA Transfer	66
16. Timer Control Unit	67
16.1 Timer/Counter Unit Output Mode	· 71
17. Watchdog Timer	73
18. Asynchronous Serial Port	· 75
18.1 Serial Port Flow Control	· 75
18.1.1 DCE/DTE Protocol	· 75
18.1.2 CTS/RTR Protocol	· 76
18.2 DMA Transfer to/form a serial port function	· 76
18.3 The Asynchronous Modes description	· 78
19. PIO Unit	82
19.1 PIO Multi-Function Pin list Table	82
20. DRAM Controller	85
20.1 Controller Features	85
20.2 DRAM Operation Mode	85
21. Instruction Set Opcodes and Clock Cycle	87
21.1 R8822 Execution Timings	91
22. DC Characteristics	93
23. AC Characteristics	94
24. Package Information	108
25. Revision History	110




16-Bit Microcontroller with 16-bit or 8-bit dynamic external data bus

1. Features

- Five-stages pipeline
- RISC architecture
- Static Design & Synthesizable design
- Bus interface
 - Multiplexed address and Data bus
 - Supports nonmultiplexed address bus [A19: A0]
 - 8-bit or 16-bit external bus dynamic access
 - 1M byte memory address space
 - 64K byte I/O space
- Software is compatible with the 80C186 microprocessor
- Support two Asynchronous serial channel with hardware handshaking signals.
- Support CPU ID


- Supports 32 PIO pins
- Support 64kx16, 128kx16, 256kx16 EDO or FP
 DRAM with auto-refresh control
- Three independent 16-bit timers and one independent programmable watchdog timer
- The Interrupt controller with seven maskable external interrupts and one nonmaskable external interrupt
- Two independent DMA channels
- Programmable chip-select logic for Memory or I/O bus cycle decoder
- Programmable wait-state generator
- Boot ROM bus size with 8-bit or 16-bit

2. Block Diagram






3. Pin Configuration (PQFP)



(LQFP)





R8822 Pin Out Table

Pin name	LQFP Pin No.	PQFP Pin No.	Pin name	LQFP Pin No.	PQFP Pin No.
AD0	1	78	A11/MA5	51	28
AD8	2	79	A10	52	29
AD1	3	80	A9/MA4	53	30
AD9	4	81	A8	54	31
AD2	5	82	A7/MA3	55	32
AD10	6	83	A6	56	33
AD3 AD11	7 8	84 85	A5/MA2 A4	57 58	34 35
AD11 AD4	9	86	A4 A3/MA1	59	36
AD4 AD12	10	87	A3/MA1 A2	60	37
AD5	11	88	VCC	61	38
GND	12	89	A1/MA0	62	39
AD13	13	90	A0	63	40
AD6	14	91	GND	64	41
VCC	15	92	$\overline{ ext{WHB}}$	65	42
AD14	16	93	WLB	66	43
AD7	17	94	HLDA	67	44
AD15	18	95	HOLD	68	45
S6/CLKDIV 2 /PI O29	19	96	SRDY/PI O6	69	46
UZI/PI O26	20	97	NM	70	47
TXD/PI O27	21	98	DT/R/PI O4	71	48
RXD/PI O28	22	99	DEN /PI O5	72	49
CTSO / ENRXO /PIO21	23	100	MCSO/PI O14	73	50
RXDO/PI O23	24	1	MCS1/UCAS/PI 015	74	51
TXDO/PI O22	25	2	I NT4/ PI O30	75	52
RTSO / RTRO PIO20	26	3	I NT3/INTA1/I RQ	76	53
BHE/ADEN	27	4	I NT2/ INTA0 /PI O31	77	54
WR	28	5	I NT1/SELECT	78	55
$\overline{\mathrm{RD}}$	29	6	I NT0	79	56
ALE	30	7	UCS/ONCE1	80	57
ARDY	31	8	LCS/ONCEO/RASO	81	58
S2/BWSEL	32	9	PCS6/A2/PI O2	82	59
<u>S1</u>	33	10	PCS5 /A1/PI O3	83	60
$\frac{\overline{s}}{\overline{s0}}$	34	11	VCC	84	31
GND	35	12	PCS3/RTS1/RTR1PI O19	85	62
X1	36	13	$\frac{\overline{\text{PCS2}}/\overline{\text{CTSI}}/\overline{\text{ENRX1}}}{\overline{\text{PI}}} \text{ O18}$	86	63
X2	37	14	GND	87	64
VCC	38	15	PCS1/PI 017	88	65
CLKOUTA	39	16	PCSI/FI 017 PCS0/PI 016	89	66
CLKOUTB	40	17	VCC	90	67
GND	41	18		91	68
A19/PI O9	42	19	WICSZ/LCASPI UZ4		69
A18/PI O8	43	20	MCS3/RFSH/PI O25 GND	93	70
VCC	44	21	RST 94		71
A17/PI O7	45	22	TMRI N1/PI O0 95		72
A16	46	23	TMROUT1/PI O1 96		73
A15/MA7	47	24	TMROUT0/PI O10	97	74
A14	48	25	TMRI N0/PI O11 98		75
A13/MA6	49	26	DRQ1/INT6/PI O13	99	76
A12	50	27	DRQ0/INT5/PI O12	100	77



4. Pin Description

4. Pin Description			
Pin No. (PQFP)	Symbol	Type	Description
15, 21, 38, 61, 67, 92	VCC	Input	System power: +5 volt power supply.
12, 18, 41, 64, 70, 89	GND	Input	System ground.
71	RST	Input*	Reset input. When RST is asserted, the CPU immediately terminate all operation, clears the internal registers & logic, and the address transfers to the reset address FFFF0h.
13	X1	Input	Input to the oscillator amplifier.
14	X2	Output	Output from the inverting oscillator amplifier.
16	CLKOUTA	Output	Clock output A. The CLKOUTA operation is the same as crystal input frequency (X1). CLKOUTA remains active during reset and bus hold conditions.
17	CLKOUTB	Output	Clock output B. The CLKOUTB operation is the same as crystal input frequency (X1). CLKOUTB remains active during reset and bus hold conditions.
	Asyı	nchronous S	erial Port Interface
1	RXD0/PIO23	Input/Output	Receive data for asynchronous serial port 0. This pin receives asynchronous serial data.
2	TXD0/PIO22	Output/Input	Tranmit data for asynchronous serial port 0. This pin transmits asynchronous serial data from the UART of the microcontrolles.
3	RTS0/RTR0 /PIO20	Output/Input	Ready to send/Ready to Receive signal for asynchronous serial port 0. When the $\overline{RTS0}$ bit in the AUXCON register is set and FC bit in the serial port 0 register is set the $\overline{RTS0}$ signal is enabled. Otherwise the $\overline{RTS0}$ bit is cleared and FC bit is set the $\overline{RTR0}$ signal is enabled.
100	CTS0 / ENRX0 /PIO21	Input/Output	Clear to send/Enable Receiver Request signal for asynchronous serial port 0. when $\overline{ENRX0}$ bit in the AUXCON register is cleared and the FC bit in the serial port 0 control register is set the $\overline{ENRX0}$ signal is enabled. Other when $\overline{ENRX0}$ bit is set and the FC bit is set the $\overline{ENRX0}$ signal is enabled.
98	TXD1/PIO27	Output/Input	Tranmit data for asynchronous serial port 1. This pin transmits asynchronous serial data from the UART of the microcontrolles.
99	RXD1/PIO28	Input/Output	Receive data for asynchronous serial port 1. This pin receives asynchronous serial data.
62	PCS3 / RTS1 / RTR1 /PIO18	Output/Input	Ready to send/Ready to Receive signal for asynchronous serial port 1. When the $\overline{RTS1}$ bit in the AUXCON register is set and FC bit in the serial port 1 register is set the $\overline{RTS1}$ signal is enabled. Otherwise the $\overline{RTS1}$ bit is cleared and FC bit is set the $\overline{RTR1}$ signal is enabled.



63	PCS2 / CTS1 / ENRX1 /PIO19	Input/Output	Clear to send/Enable Receiver Request signal for asynchronous serial port 1. when $\overline{ENRX0}$ bit in the AUXCON register is cleared and the FC bit in the serial port 1 control register is set the $\overline{ENRX1}$ signal is enabled. Other when $\overline{ENRX1}$ bit is set and the FC bit is set the $\overline{ENRX1}$ signal is enabled.
		Bus I	nterface
4	BHE / ADEN	Output/Input	Bus high enable/address enable. During a memory access, the BHE and (AD0 or A0) encodings indicate what type of the bus cycle. BHE is asserted during T1 and keeps the asserted to T3 and Tw. This pin is floating during bus hold and reset. BHE and (AD0 or A0) Encodings BHE AD0 or A0 Type of Bus Cycle O O Word transfer O 1 High byte transfer (D15-D8) 1 O Low byte transfer (D7-D0) 1 Refresh The address portion of the AD bus can be enabled or disabled by DA bit in the LMCS and UMCS register during LCS or UCS bus cycle access, if BHE / ADEN is held high during power-on reset. The BHE / ADEN with a internal weak pull-up register, so no external pull-up register is required. The AD bus always drives both address and data during LCS or UCS bus cycle access, if the BHE / ADEN pin with external pull-low resister during reset.
5	WR	Output	Write strobe. This pin indicates that the data on the bus is to be written into a memory or an I/O device. WR is active during T2, T3 and Tw of any write cycle, floats during a bus hold or reset.
6	RD	Output	Read Strobe. Active low signal which indicates that the microcontroller is performing a memory or I/O read cycle. RD floats during bus hold or reset.
7	ALE	Output	Address latch enable. Active high. This pin indicates that an address output on the AD bus. Address is guaranteed to be valid on the trailing edge of ALE. This pin is tri-stated during ONCE mode and is never floating during a bus hold or reset.
8	ARDY	Input	Asynchronous ready. This pin performs the microcontroller that the address memory space or I/O device will complete a data transfer. The ARDY pin accepts a rising edge that is asynchronous to CLKOUTA and is active high. The falling edge of ARDY must be synchronized to CLKOUTA. Tie ARDY high, the microcontroller is always asserted in the ready condition. If the ARDY is not used, tie this pin low to yield control to SRDY. Both SRDY and ARDY should be tied to high if the system need not assert wait state by externality.



9 10 11	S2/BWSEL S1 S0	Output/Input Output Output	RST pin from low go high. If S2/BWSEL with pull-low resister (10k ohm), the boot ROM bus width is 8 bits. Otherwise the boot ROM bus width is 16 bits. Bus Cycle Encoding Description S2 S1 S0 Bus Cycle O O O Interrupt acknowledge O O I Read data from I/O Write data to I/O Halt O O Instruction fetch Read data from memory Read data to memory Write data to memory Passive
19 20 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 39 40	A19/PIO9 A18/PIO8 A17/MA8/PIO7 A16 A15/MA7 A14 A13/MA6 A12 A11/MA5 A10 A9/MA4 A8 A7/MA3 A6 A5/MA2 A4 A3/MA1 A2 A1/MA0 A0	Output/Input	Address bus. Non-multiplex memory or I/O address. The A bus is one-half of a CLKOUTA period earlier than the AD bus. These pins are high-impedance during bus hold or reset. MA8-MA0: DRAM address interface. The MA bus is multiplex with A bus. When access DRAM, the bus performs row address or column address, otherwise the bus performs Address bus.
78,80,82,84,8 6,88 91,94 79,81,83,85,8 7,90 93,95	AD0-AD7 AD8-AD15	Input/Output	The multiplexed address and data bus for memory or I/O accessing. The address is present during the t1 clock phase, and the data bus phase is in t2-t4 cycle. The address phase of the AD bus can be disabled when the BHE / ADEN pin with external pull-Low resister during reset. The AD bus is in high-impedance state during bus hold or reset condition and this bus also be used to load system configuration information (with pull-up or pull-Low resister) into the RESCON register when the reset input from low go high.
42	WHB	Output	Write high byte. This pin indicates the high byte data (AD15-AD8) on the bus is to be written to a memory or I/O device. WHB is the logic OR of BHE, WR and AD0 inverting. This pin is floating during reset or bus hold.



43	WLB	Output	Write low byte. This pin indicates the low byte data (AD7-AD0) on the bus is to be written to a memory or I/O device. WLB is the logic OR of BHE, WR and AD0. This pin is floating during reset or bus hold.
44	HLDA	Output	Bus hold acknowledge. Active high. The microcontroller will issue a HLDA in response to a HOLD request by external bus master at the end of T4 or Ti. When the microcontroller is in hold status (HLDA is high), the AD15-AD0, A19-A0, \overline{WR} , \overline{RD} , \overline{DEN} , $\overline{S0}$ - $\overline{S1}$, $\overline{S6}$, \overline{BHE} , $\overline{DT/R}$, \overline{WHB} and \overline{WLB} are floating, and the \overline{UCS} , \overline{LCS} , $\overline{PCS6}$ - $\overline{PCS5}$, $\overline{MCS3}$ - $\overline{MCS0}$ and $\overline{PCS3}$ - $\overline{PCS0}$ will be drive high. After HOLD is detected as being low, the microcontroller will lower HLDA.
45	HOLD	Input	Bus Hold request. Active high. This pin indicates that another
46	SRDY/PIO6	Input/Output	bus master is requesting the local bus. Synchronous ready. This pin performs the microcontroller that the address memory space or I/O device will complete a data transfer. The SRDY pin accepts a falling edge that is asynchronous to CLKOUTA and is active high. SRDY is accomplished by elimination of the one-half clock period required to internally synchronize ARDY. Tie SRDY high the microcontroller is always assert in the ready condition. If the SRDY is not used, tie this pin low to yield control to ARDY. Both SRDY and ARDY should be tied to high if the system need not assert wait state by externality.
48	DT/R /PIO4	Output/Input	Data transmit or receive. This pin indicates the direction of data flow through an external data-bus transceiver. DT/\overline{R} low, the microcontroller receives data. When DT/R is asserted high, the microcontroller writes data to the data bus.
49	DEN /PIO5	Output/Input	Data enable. This pin is provided as a data bus transceiver output enable. DEN is asserted during memory and I/O access. DEN is drived high when DT/R changes state. It is floating during bus hold or reset condition.
96	S6/ CLKDIV2 /PIO29	Output/Input	Bus cycle status bit6/clock divided by 2. For S6 feature, this pin is low to indicate a microcontroller-initiated bus cycle or high to indicate a DMA-initiated bus cycle during T2, T3, Tw and T4. For CLKDIV2 feature. The internal clock of microcontroller is the external clock be divided by 2. (CLKOUTA, CLKOUTB=X1/2), if this pin held low during power-on reset. The pin is sampled on the rising edge of RST.
97	UZI /PIO26	Output/Input	Upper zero indicate. This pin is the logical OR of the inverted A19-A16. It asserts in the T1 and is held throughout the cycle.
		Chip Select	Unit Interface
50 51 68 69	MCS0 /PIO14 MCS1 / UCAS /PIO15 MCS2 / LCAS /PIO24 MCS3 / RASI /PIO25	Output/Input I	Midrange memory chip selects. For MCS feature, these pins are active low when enable the MMCS register to access a memory. The address ranges are programmable. MCS3 - MCS0 are held high during bus hold. When the bit6 of UMCS (A0h) register is set to 1, the UCS will be disabled and the MCS3 - MCS1 will act as



_			1	
				bank1 control signals \overline{RASI} , \overline{LCAS} and \overline{UCAS} of DRAM controller. The DRAM memory is located from 80000h to FFFFFh.
	57	UCS/ONCEI	Output/Input	Upper memory chip select/ONCE mode request 1. For UCS feature, this pin acts low when system accesses the defined portion memory block of the upper 512K bytes (80000h-FFFFFh) memory region. UCS default acted address region is from F0000h to FFFFFh after power-on reset. The address range acting UCS is programmed by software. For ONCE1 feature. If ONCE0 and ONCE1 are sampled low on the rising edge of RST. The microcontroller enters ONCE mode. In ONCE mode, all pins are high-impedance. This pin incorporates weakly pull-up resistor.
	58	LCS / ONCEO / RASO	Output/Input	Lower memory chip select/ONCE mode request 0. For LCS feature, this pin acts low when the microcontroller accesses the defined portion memory block of the lower 512K (00000h-7FFFFh) memory region. The address range acting LCS is programmed by software. For ONCE0 feature, see UCS/ONCE1 description. This pin incorporates weakly pull-up register. When the bit 6 of LMCS (A2h) register is set to 1, this pin will act as RAS0 which is the raw address of DRAM bank 0.
	59 60	PCS6 /A2/PIO2 PCS5 /A1/PIO3	Output/Input	Peripheral chip selects/latched address bit. For PCS feature, these pins act low when the microcontroller accesses the fifth or sixth region of the peripheral memory (I/O or memory space). The base address of PCS is programmable. These pins assert with the AD address bus and are not float during bus hold. For latched address bit feature. These pins output the latched address A2, A1 when cleared the EX bit in the MCS and PCS auxiliary register. The A2, A1 retains previous latched data during bus hold.
	62 63 65 66	PCS3 / RTS1 / RTR1 /PIO19 PCS2 / STS1 / ENRX1 PIO18 PCS1 /PIO17 PCS0 /PIO16	Output/Input	Peripheral chip selects. These pins act low when the microcontroller accesses the defined memory area of the peripheral memory block (I/O or memory address). For I/O accessed the base address can be programmed in the region
		Int	errupt Con	ntrol Unit Interface
	47	NMI		Nonmaskable Interrupt. The NMI is the highest priority hardware interrupt and is nonmaskable. When this pin is asserted (NMI transition from low to high), the microcontroller always transfers the address bus to the location specified by the nonmaskable interrupt vector in the microcontroller interrupt vector table. The NMI pin must be asserted for at least one CLKOUTA period to guarantee that the interrupt is recognized.
	52	INT4/PIO30	Input/Output	Maskable interrupt request 4. Act high. This pin indicates that an interrupt request has occurred. The microcontroller will jump to the INT4 address vector to execute the service routine if the INT4 is enable. The interrupt input can be configured to



			be either edge- or level-triggered. The requesting device must holt the INT4 until the request is acknowledged to guarantee
			interrupt recognition.
			Maskable interrupt request 3/interrupt acknowledge 1/slave interrupt request. For INT3 feature, except the difference interrupt line and interrupt address vector, the function of INT3 is the same as INT4.
53	INT3/INTA1 /IRQ	Input/Output	For INTAl feature, in cascade mode or special fully-nested mode, this pin corresponds the INT1.
			For IRQ feature, when the microcontroller is as a slave device, this pin issues an interrupt request to the master interrupt controller.
54	INT2/ INTA0 /PIO31	Input/Output	Maskable interrupt request 2/interrupt acknowledge 0. For INT2 feature, except the difference interrupt line and interrupt address vector, the function of INT2 is the same as INT4.
			For INTA0 feature, in cascade mode or special fully-nested mode, this pin corresponds the INT0.
	55 INT1/SELECT Input/C		Maskable interrupt request 1/slave select. For INT1 feature, except the difference interrupt line and interrupt address vector, the function of INT1 is the same as INT4.
55		Input/Output	For SELECT feature, when the microcontroller is as a slave device, this pin is drived from the master interrupt controller decoding. This pin acts to indicate that an interrupt appears on the address and data bus.
			The INTO must act before SELECT acts when the interrupt type appears on the bus.
56	INT0	Input/Output	Maskable interrupt request 0. Except the interrupt line and interrupt address vector, the function of INT0 is the same as INT4.
		Timer Cont	rol Unit Interface
72 75	TMRIN1/PIO0 TMRIN0/PIO11		Timer input. These pins can be as clock or control signal input, which depend upon the programmed timer mode. After internally synchronizing low to high transitions on TMRIN, the timer controller increments. These pins must be pull-up if not being used.
73 74	TMROUT1/PIO1 TMROUT0/PIO10	Output/Input	Timer output. Depending on timer mode select these pins provide single pulse or continuous waveform. The duty cycle of the waveform can be programmable. These pins are floated during a bus hold or reset.
		DMA U	nit Interface
76 77	DRQ1/INT6/PIO13 DRQ0/INT5/PIO12	Input/Output	DMA request. These pins are asserted high by an external device when the device is ready for DMA channel 1 or channel 0 to perform a transfer. These pins are level-triggered and internally synchronized. The DRQ signals must remain act until finish serviced and are not latched. For INT6/INT5 function: When the DMA function is not being
			used, INT6/INT5 can be used as an additional external interrupt request. And they share the corresponding interrupt type and register control bits. The INT6/5 are edge-triggered only and must be hold until the interrupt is acknowledged.


Notes:

1. When enable the PIO Data register, there are 32 MUX definition pins can be as a PIO pin. For example, the DRD1/PIO13


(pin76) can be as a PIO13 when enable the PIO Data register.

2.The PIO status during Power-On reset: PIO1, PIO10, PIO22, PIO23 are input with pull-down, PIO4 to PIO9 are normal operation and the others are input with pull-up.


5. Basic Application System Block




BASIC APPLICATION SYSTEM BLOCK (A)




BASIC APPLICATION SYSTEM BLOCK (B)




6. Read/Write timing Diagram





7. Oscillator Characteristics



For fundamental-mode crystal:

Reference valve

Frequency	10.8288M Hz	19.66M Hz	30M Hz	33M Hz	40M Hz
Rf	None	None	None	None	None
C1	10Pf	10Pf	None	None	None
C2	10Pf	10Pf	10Pf	10Pf	10Pf
C3	None	None	None	None	None
L	None	None	None	None	None

For third-overtone mode crystal:

Reference valve

Frequency	22.1184M Hz	28.322M Hz	33.177M Hz	40M Hz	44.1M Hz
Rf	1M	1.5M	1.5M	1.5M	1.5M
C1	15Pf	15Pf	15Pf	15Pf	15Pf
C2	30Pf	30Pf	30Pf	30Pf	30Pf
C3		220Pf	220Pf	220Pf	120Pf
L		10uL	4.7uL	2.7uL	2.7uL



8. Execution Unit

8.1 General Register

The R8822 has eight 16-bit general registers. And the AX,BX,CX,DX can be subdivided into two 8-bit register (AH,AL,BH, BL,CH,CL,DH,DL). The functions of these registers are described as follows.

AX: Word Divide, Word Multiply, Word I/O operation.

AH: Byte Divide, Byte Multiply, Byte I/O, Decimal Arithmetic, Translate operation.

AL: Byte Divide, Byte Multiply operation.

BX: Translate operation.

CX: Loops, String operation

CL: Variable Shift and Rotate operation.


DX: Word Divide, Word Multiply, Indirect I/O operation

SP: Stack operations (POP, POPA, POPF, PUSH, PUSHA, PUSHF)

BP: General-purpose register which can be used to determine offset address of operands in Memory.

SI: String operations

DI: String operations



GENERAL REGISTERS

8.2 Segment Register

R8822 has four 16-bit segment registers, CS, DS, SS, ES. The segment registers contain the base addresses (starting location) of these memory segments, and they are immediately addressable for code (CS), data (DS & ES), and stack (SS) memory.

CS (**Code Segment**): The CS register points to the current code segment, which contains instruction to be fetched. The default location memory space for all instruction is 64K. The initial value of CS register is 0FFFFh.



DS (**Data Segment**): The DS register points to the current data segment, which generally contains program variables. The DS register initialize to 0000H.

SS (**Stack Segment**): The SS register points to the current stack segment, which is for all stack operations, such as pushes and pops. The stack segment is used for temporary space. The SS register initialize to 0000H.

ES (**Extra Segment**): The ES register points to the current extra segment which is typically for data storage, such as large string operations and large data structures. The DS register initialize to 0000H.

15	8 7	0
	CS	Code Segment
	DS	Data Segment
	ss	Stack Segment
	ES	Extra Segment

SEGMENT REGISTERS

8.3 Instruction Pointer and Status Flags Register

IP (**Instruction Pointer**): The IP is a 16-bit register and it contains the offset of the next instruction to be fetched. Software can not to direct access the IP register and this register is updated by the Bus Interface Unit. It can change, be saved or be restored as a result of program execution. The IP register initialize to 0000H and the <u>CS:IP</u> starting execution address is at 0FFFF0H.

Processor Status Flags Registers														FLAGS Reset Value : 0000h				
15	14	13	12	. 11	10	9	8	7	6	5	4	3	2	1	0			
	Rese	erved		OF	DF	IF	TF	SF	ZF	Res	AF	Res	PF	Res	CF			

These flags reflect the status after the Execution Unit is executed.

Bit 15-12: Reserved

Bit 11: OF, Overflow Flag. An arithmetic overflow has occurred, this flag will be set.

Bit 10 : DF, Direction Flag. If this flag is set, the string instructions are increment address process. If DF is cleared, the string instructions are decrement address process. Refer the STD and CLD instructions for how to set and clear the DF flag.

Bit 9: IF, Interrupt-Enable Flag. Refer the STI and CLI instructions for how to set and clear the IF flag.


Set to 1: The CPU enables the maskable interrupt request.

Set to 0: The CPU disables the maskable interrupt request.

- **Bit 8: TF**, Trace Flag. Set to enable single-step mode for debugging; Clear to disable the single-step mode. If an application program sets the TF flag using POPF or IRET instruction, a debug exception is generated after the instruction (The CPU automatically generates an interrupt after each instruction) that follows the POPF or IRET instruction.
- Bit 7: SF, Sign Flag. If this flag is set, the high-order bit of the result of an operation is 1, indicating it is negative.
- Bit 6: ZF, Zero Flag. The result of operation is zero, this flag is set.
- Bit 5: Reserved
- **Bit 4: AF**, Auxiliary Flag. If this flag is set, there has been a carry from the low nibble to the high or a borrow from the high nibble to the low nibble of the AL general-purpose register. Used in BCD operation.
- Bit 3: Reserved.
- Bit 2: PF, Parity Flag. The result of low-order 8 bits operation has even parity, this flag is set.
- Bit 1: Reserved
- Bit 0: CF, Carry Flag. If CF is set, there has been a carry out or a borrow into the high-order bit of the instruction result.

8.4 Address generation

The Execution Unit generates a 20-bit physical address to Bus Interface Unit by the Address Generation. Memory is organized in sets of segments. Each segment contains a 16 bits value. Memory is addressed using a two-component address that consists of a 16-bit segment and 16-bit offset. The Physical Address Generation figure describes how the logical address transfers to the physical address.






9. Peripheral Control Block Register

The peripheral control block can be mapped into either memory or I/O space which is to program the FEh register. And it starts at FF00h in I/O space when reset the microprocessor.

The following table is the definition of all the peripheral Control Block Register, and the detail description will arrange on the relation Block Unit.

Offset (HEX)	Register Name	Page	Offset (HEX)	Register Name	Page
FE	Peripheral Control Block Relocation Register	24	70	PIO Mode 0 Register	84
	Disable Peripheral Clock Register	27	66	Timer 2 Mode / Control Register	70
	Reset Configuration Register	29	62	Timer 2 Maxcount Compare A Register	71
	Processor Release Level Register	24	60	Timer 2 Count Register	71
F2	Auxiliary configuration Register	34	5E	Timer 1 Mode / Control Register	68
F0	System configuration register	26	5C	Timer 1 Maxcount Compare B Register	70
	Watchdog timer control register	73	5A	Timer 1 Maxcount Compare A Register	70
E4	Enable RCU Register	86	58	Timer 1 Count Register	70
E2	Clock Prescaler Register	86	56	Timer 0 Mode / Control Register	67
DA	DMA 1 Control Register	61	54	Timer 0 Maxcount Compare B Register	68
D8	DMA 1 Transfer Count Register	63	52	Timer 0 Maxcount Compare A Register	68
D6	DMA 1 Destination Address High Register	63	50	Timer 0 Count Register	67
D4	DMA 1 Destination Address Low Register	64	46	Power Down Configuration Register	27
D2	DMA 1 Source Address High Register	64	44	Serial Port 0 interrupt control register	45
D0	DMA 1 Source Address Low Register	64	42	Serial port 1 interrupt control register	46
CA	DMA 0 Control Register	60	40	INT4 Control Register	47
C8	DMA 0 Transfer Count Register	60	3E	INT3 Control Register	47
C6	DMA 0 Destination Address High Register	60	3C	INT2 Control Register	48
C4	DMA 0 Destination Address Low Register	61	3A	INT1 Control Register	48
C2	DMA 0 Source Address High Register	61	38	INT0 Control Register	49
C0	DMA 0 Source Address Low Register	61	36	DMA 1/INT6 Interrupt Control Register	50
A8	PCS and MCS Auxiliary Register	39	34	DMA 0/INT5 Interrupt Control Register	50
A6	Midrange Memory Chip Select Register	38	32	Timer Interrupt Control Register	51
A4	Peripheral Chip Select Register	40	30	Interrupt Status Register	52
A2	Low Memory Chip Select Register	37	2E	Interrupt Request Register	52
A0	Upper Memory Chip Select Register	36	2C	Interrupt In-service Register	53
88	Serial Port 0 Baud Rate Divisor Register	80	2A	InterruptPriority Mask Register	54
86	Serial Port 0 Receive Register	80	28	Interrupt Mask Register	55
84	Serial Port 0 Transmit Register	79	26	Interrupt Poll Status Register	54
82	Serial Port 0 Status Register	79	24	Interrupt Poll Register	56
80	Serial Port 0 Control Register	77	22	Interrupt End-of-Interrupt	57
	PIO Data 1 Register	83	20	Interrupt Vector Register	57
78	PIO Direction 1 Register	83	18	Serial port 1 baud rate divisor	81
76	PIO Mode 1 Register	83	16	Serial port 1 receive register	81
74	PIO Data 0 Register	84	14	Serial port 1 transmit register	81
72	PIO Direction 0 Register	84	12	Serial port 1 status register	80
			10	Serial port 1 control register	80





The peripheral control block is mapped into either memory or I/O space by programming this register. When the other chip selects (\overline{PCSx} or \overline{MCSx}) are programmed to zero wait states and ignore the external ready, the \overline{PCSx} or \overline{MCSx} can overlap the control block.

Bit 15: Reserved

Bit 14: S/\overline{M} , Slave/Master – Configures the interrupt controller

set 0: Master mode, set 1: Slaved mode

Bit 13: Reserved


Bit 12: M/IO, Memory/IO space. At reset, this bit is set to 0 and the PCB map start at FF00h in I/O space.

set 1- The peripheral control block (PCB) is located in memory space.

set 0- The PCB is located in I/O space.

Bit 11-0: R19-R8, Relocation Address Bits

The upper address bits of the PCB base address. The lower eight bits default to 00h. When the PCB is mapped to I/O space, the R19-R16 must be programmed to 0000b.



Read only register that specifies the processor release version and RDC identify number


Bit 15-13: read only-011.

Bit 12-8: Processor version

01h: version A, 02h: version B, 03h: version C, 04h: version D, ...

Bit 7-0: RDC identify number - D9h

10. Power Save & Power Down



System Clock


The CPU provides power-save & power-down function.

Power-Save:

In power-save mode, user can program the Power-Save Control Register to divide the internal operating clock. User also can disable each non-use peripheral clock by programming the Disable Peripheral Clock Register.

Power-Down:

This CPU can enter power-down mode (stop clock) when program the Power Down Configuration Register during the CPU is running in full speed mode or power-save mode. The CPU will be waken up when each one of the external INT0,INT1,INT3,INT4 pin is active high and the CPU operating clock will back to full speed mode if the INT is been serviced (enable the interrupt flag). If the interrupt flag is disable, then the CPU will be waken up by the INT, the operating clock will back to the previous operating clock state, the CPU executes the next program counter instruction. There is 19-bits counter time waiting the crystal clock stable when the CPU wakes up from stop clock mode.



Power-Save Control Register

Offset : F0h Reset Value : 0000h

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSEN	MCSBIT	0	0	CBF	CBD	CAF	CAD	0	0	0	0	0	F2	F1	F0

Bit 15: **PSEN**, Enable Power-save Mode. This bit is cleared by hardware when an external interrupt occurs. This bit does not be changed when software interrupts (INT instruction) and exceptions occurs.

Set 1: enable power-save mode and divides the internal operating clock by the value in F2-F0.

Bit14 : MCSBIT, $\overline{MCS0}$ control bit. Set to 0: The $\overline{MCS0}$ operate normally. Set to 1: $\overline{MCS0}$ is active over the entire \overline{MCSx} range

Bit13-12: Reserved

Bit 11: CBF, CLKOUTB Output Frequency selection.

Set 1: CLKOUTB output frequency is same as crystal input frequency.

Set 0 : CLKOUTB output frequency is from the clock divisor, which frequency is same as that of microprocessor internal clock.

Bit 10: CBD, CLKOUTB Drive Disable

Set 1: Disable the CLKOUTB. This pin will be three-state.

Set 0: Enable the CLKOUTB.

Bit 9: CAF, CLKOUTA Output Frequency selection.

Set 1: CLKOUTA output frequency is same as crystal input frequency.

Set 0 : CLKOUTB output frequency is from the clock divisor, which frequency is same as that of microprocessor internal clock .

Bit 8: CAD, CLKOUTA Drive Disable.

Set 1: Disable the CLKOUTA. This pin will be three-state.

Set 0: Enable the CLKOUTA.


Bit 7-3: Reserved

Bit 2-0: F2- F0, Clock Divisor Select.

F2, F1, F0 ---- Divider Factor 0. 0, Divide by 1 0 0, 0, 1 Divide by 2 ----1, 0 Divide by 4 Divide by 8 0, 1, 1 ----0 Divide by 16 1. 0, ----1, 0, 1 Divide by 32 ----1, 0 Divide by 64



1, 1, 1 ---- Divide by 128



Bit 15: Int Clk, Set 1 to stop the Interrupt controller clock

Bit 14: UART Clk, Set 1 to stop the asynchronous serial port controller clock

Bit 13: DMA Clk, Set 1 to stop the DMA controller clock

Bit 12: Timer Clk, Set 1 to stop the Timer controller clock

Bit 11: SPI Clk, Set 1 to stop the SPI controller clock

Bit 10-0: Reserved

Power Down Configuration Register													Offset Reset \	: 46h /alue	: 00h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PWD	0	0	0	0	0	0	WIF	0	0	0	14	13	12	I1	10

Bit 15: PWD, Power- Down Enable. When this bit set to 1, CPU will enter power-down mode, then the crystal clock will be stop. The CPU will be waken up when an external INT (INT0 – INT4) is active high. It will wait 19-bits counter time for the crystal clock stable before wake up the CPU.

Bit 14-9: Reserved

Bit 8: WIF, Wake-up Interrupt Flag. Read only bit. When the CPU is waken up by interrupt from power-down mode, this bit will be set to 1 by hardware. Otherwise this bit is 0.

Bit 7-5: Reserved


Bit 4 -0: I4 -I0, Enable the external interrupt (INT4 – INT0) wake-up function.


Set these bits to 1 to correspond the INT pin as power-down wake up pin.



11. Reset

Processor initialization is accomplished with activation of the \overline{RST} pin. To reset the processor, this pin should be held how for at least seven oscillator periods. The Reset Status Figure shows the status of the \overline{RST} pin and others relation pins. When \overline{RST} from low go high , the state of input pin (with weakly pull-up or pull-down) will be latched , and each pin will perform the individual function. The AD15-AD0 will be latched into the register F6h. $\overline{UCS}/\overline{ONCE1}$, $\overline{LCS}/\overline{ONCE0}$ will enter ONCE mode (All of the pins will floating except X1 , X2) when with pull-low resisters. The input clock will divide by 2 when S6/ $\overline{CLKDIV2}$ with pull-low resister. The AD15-AD0 bus will not drive the address phase during \overline{UCS} , \overline{LCS} cycle if $\overline{BHE}/\overline{ADEN}$ with pull-low resister





Bit 15-0: RC, Reset Configuration AD15 – AD0.

The AD15 to AD0 must with weakly pull-up or pull-down resistors to correspond the contents when AD15-AD0 be latched into this register during the \overline{RST} pin from low go high. And the value of the reset configuration register provides the system information when software read this register. This register is read only and the contents remain valid until the next processor reset.


12. Bus Interface Unit

The bus interface unit drives address, data, status and control information to define a bus cycle. The bus A19-A0 are non-multiplex memory or I/O address. The AD15-AD0 are multiplexed address and data bus for memory or I/O accessing. The $\overline{S2}$ - $\overline{S1}$ are encoded to indicate the bus status, which is described in the Pin Description table. The Basic Application System Block and Read/Write Timing Diagram describe the basic bus operation.


When enable the DRAM controller, AD15-AD0 will perform the DRAM data bus during microcontroler accesses DRAM. And the MA8-MA0 are multiplex with Address bus.

12.1 Memory and I/O interface

The memory space consists of 1M bytes (512k 16-bit port) and the I/O space consists of 64k bytes (32k 16-bit port). Memory devices exchange information with the CPU during memory read, memory write and instruction fetch bus cycles. I/O read and I/O write bus cycles use a separate I/O address space. Only IN/OUT instruction can access I/O address space, and information must be transferred between the peripheral device and the AX register. The first 256 bytes of I/O space can be accessed directly by the I/O instructions. The entire 64k bytes I/O address space can be accessed indirectly, through the DX register. I/O instructions always force address A19-A16 to low level.



Memory and I/O Space



Physical Data Bus Models


12.2 Data Bus

The memory address space data bus is physically implemented by dividing the address space into two banks of up to 512k



bytes. Each one bank connects to the lower half of the data bus and contains the even-addressed bytes (A0=0). The other bank connects to the upper half of the data bus and contains odd-addressed bytes (A0=1). A0 and \overline{BHE} determine whether one bank or both banks participate in the data transfer.

12.3 Wait States



Wait states extend the data phase of the bus cycle. The ARDY or SRDY input with low level will insert wait states. If R2 bit =0, The user also can inserts wait state by programmed the internal chip select registers.


The R2 bit of UMCS (offset 0A0h) default is low, so each one of the ARDY or SRDY should in ready state (with pull high resistor) when at power on reset or external reset.


The wait state counter value is decided by the R3 R1,R0 bits in each chip select register. There are five group R3,R1,R0 bits in the registers offset A0h, A2h, A4h, A6h, A8h. Each group is independent.

12.4 Bus Hold

When the bus hold requested (HOLD pin active high) by the another bus master, the microprocessor will issue a HLDA

in response to a HOLD request at the end of T4 or Ti. When the microprocessor is in hold status (HLDA is high), the AD15-AD0, A19-A0, \overline{WR} , \overline{RD} , \overline{DEN} , $\overline{S1}$ - $\overline{S0}$, $\overline{S6}$, \overline{BHE} , $\overline{DT/R}$, \overline{WHB} and \overline{WLB} are floating, and the \overline{UCS} , \overline{LCS} , $\overline{PCS6}$ - $\overline{PCS5}$, $\overline{MCS3}$ - $\overline{MCS0}$ and $\overline{PCS3}$ - $\overline{PCS0}$ will be drive high. After HOLD is detected as being low, the microprocessor will lower the HLDA.








12.5 Bus Width

The R8822 default is 16 bits bus access. And the bus can be programmed as 8-bits or 16-bits access during memory or I/O access is located in the \overline{LCS} or \overline{MCSx} or \overline{PCSx} address space. The \overline{UCS} code-fetched selection can be 8 bits or 16 bits bus width, which is decided by the $\overline{S2}$ /BWSEL pin input status when \overline{RST} pin from low go high. When $\overline{S2}$ /BWSEL pin with pull-low resister, the code-fetched selection is 8 bits bus width. The DRAM bus width is 16 bits, which can not be changed.



Bit 15-8: Reserved.

Bit 7:USIZ, Boot code bus width. This bit reflects the $\overline{S2}$ /BWSEL pin input status when \overline{RST} pin from low go high.

Set to 0: 16 bit bus width booting when $\overline{S2}$ /BWSEL pin without pull low resistor.

Set to 1:8 bit bus width booting when $\overline{S2}$ /BWSEL pin with 10k ohm pull low resistor..

Bit 6: ENRX1, Enable the Receiver Request of Serial port 1.

Set 1: The $\overline{CTS1}/\overline{ENRX1}$ pin is configured as $\overline{ENRX1}$

Set 0: The $\overline{\text{CTS1}}/\overline{\text{ENRX1}}$ pin is configured as $\overline{\text{CTS1}}$

Bit 5: RTS1, Enable Request to Send of Serial port 1.

Set 1: The $\overline{RTR1}/\overline{RTS1}$ pin is configured as $\overline{RTS1}$

Set 0: The $\overline{RTR1}/\overline{RTS1}$ pin is configured as $\overline{RTR1}$

Bit 4: ENRX0, Enable the Receiver Request of Serial port 0.

Set 1: The $\overline{\text{CTS0}}/\overline{\text{ENRX0}}$ pin is configured as $\overline{\text{ENRX0}}$

Set 0: The $\overline{\text{CTS0}}/\overline{\text{ENRX0}}$ pin is configured as $\overline{\text{CTS0}}$

Bit 3: RTS0, Enable Request to Send of Serial port 0.

Set 1: The $\overline{RTR0}/\overline{RTS0}$ pin is configured as $\overline{RTS0}$

Set 0: The $\overline{RTR0}/\overline{RTS0}$ pin is configured as $\overline{RTR0}$

Bit 2: LSIZ, \overline{LCS} Data Bus Size selection. This bit can not be changed while executing from \overline{LCS} space or while the Peripheral Control Block is overlaid with \overline{PCS} space.

Set 1: 8 bits data bus access when the memory access located in the \overline{LCS} memory space.

Set 0: 16 bits data bus access when the memory access located in the LCS memory space.

Bit 1: MSIZ, MCSx, PCSx Memory Data Bus Size selection. This bit can not be changed while executing from the associated or while the Peripheral Control Block is overlaid on this address space.

Set 1: 8 bits data bus access when the memory access locate in the selection memory space.

Set 0: 16 bits data bus access when the memory access locate in the selection memory space.

Bit 0: IOSIZ, I/O Space Data Bus Size selection. This bit determines the width of the data bus for all I/O space accesses.

Set 1: 8 bits data bus access.

Set 0: 16 bits data bus access.



13. Chip Select Unit

The Chip Select Unit provides 12 programmable chip select pins to access a specific memory or peripheral device.

The chip selects are programmed through five peripheral control registers (A0h, A2h, A4h, A6h, A8h). And all of the chip selects can be insert wait states by programmed the peripheral control register.

$13.1 \overline{UCS}$

The $\overline{\text{UCS}}$ default to active on reset for program code access. The memory active range is upper 512k (80000h – FFFFFh), which is programmable. And the default memory active range of $\overline{\text{UCS}}$ is 64k (F0000h – FFFFFh).

The \overline{UCS} active to drive low four CLKOUTA oscillators if no wait state inserts. There are three wait-states insert to \overline{UCS} active cycle on reset.

Up	per N	/lemo	ry Cl	hip S	elect	Reg	ister					_	set : A set Va	-	03Bh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1 LB2 - LB		0	0	0	0	0	DA	UDEN	1	1	1	R2	R1	R0

Bit 15: Reserved

Bit 14-12: LB2-LB0, Memory block size selection for UCS chip select pin.

The UCS chip select pin active region can be configured by the LB2-LB0.

The default memory block size is from F0000h to FFFFFh.

LB2, LB1, LB0 ---- Memory Block size, Start address, End Address

 1,
 1,
 1
 --- 64k
 ,F0000h
 ,FFFFFh

 1,
 1,
 0
 --- 128k
 ,E0000h
 ,FFFFFh

 1,
 0
 0
 --- 256k
 ,C0000h
 ,FFFFFh

 0,
 0
 0
 --- 512k
 ,80000h
 ,FFFFFh

Bit 11-8: Reserved

Bit 7 : DA, Disable Address. If the $\overline{BHE}/\overline{ADEN}$ pin is held high on the rising edge of \overline{RST} , then the DA bit is valid to enable/disable the address phase of the AD bus. If the $\overline{BHE}/\overline{ADEN}$ pin is held low on the rising edge of \overline{RST} , the AD bus always drive the address and data.

Set 1 : Disable the address phase of the AD15 – AD0 bus cycle when \overline{UCS} is asserted.

Set 0: Enable the address phase of the AD15 – AD0 bus cycle when \overline{UCS} is asserted.

Bit 6: UDEN, Upper DRAM Enable. Set this bit to enable the bank2 (80000h – FFFFFh) DRAM controller. When the UDEN is set then the $\overline{MCS3}$ pin becomes $\overline{RAS1}$, and the $\overline{MCS1}$, $\overline{MCS2}$ pins become \overline{UCAS} and \overline{LCAS} respectively.

The \overline{UCS} pin is disabled when UDEN bit is set to 1. User can boot the code from flash memory using \overline{UCS} pin, and then switch space to a DRAM bank 1 after system initialization.



Bit 5-3: Reserved

Bit 2: R2, Ready Mode. This bit is used to configure the ready mode for UCS chip select.

Set 1: external ready is ignored.

Set 0: external ready is required.

Bit 1-0: R1-R0, Wait-State value. When R2 is set to 0, it can inserted wait-state into an access to the UCS memory area.

The reset value of (R1,R0) is (1,1).

(R1,R0) = (0,0) -- 0 wait-state ; (R1,R0) = (0,1) -- 1 wait-state

(R1,R0) = (1,0) -- 2 wait-state ; (R1,R0) = (1,1) -- 3 wait-state

$13.2 \overline{LCS}$

The lower 512k bytes (00000h-7FFFFh) memory region chip selects. The memory active range is programmable, which has no default size on reset. So the A2h register must be programmed first before to access the target memory range. The \overline{LCS} pin is not active on reset, but any read or write access to the A2h register activates this pin.

Low Memory Chip Select Register Offset: A2h 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 UB2-UB0 1 1 1 1 DA PSE 1 1 1 R2 R1 R0

Bit 15: Reserved

Bit 14-12: UB2-UB0, Memory block size selection for \overline{LCS} chip select pin

The LCS chip select pin active region can be configured by the UB2-UB0.

The LCS pin is not active on reset, but any read or write access to the A2h (LMCS) register activates this pin.

UB2, UB1, UB0 ---- Memory Block size, Start address, End Address

0, 0, 0 ---- 64k

, 00000h , 0FFFF

0, 0, 1 --- 128k

. 00000h . 1FFFFh

0, 1, 1 ---- 256k

00000h , 3FFFFh

1, 1, 1 ---- 512k

. 00000h . 7FFFFh

Bit 11-8: Reserved

Bit 7 : DA, Disable Address. If the $\overline{BHE}/\overline{ADEN}$ pin is held high on the rising edge of \overline{RST} , then the DA bit is valid to enable/disable the address phase of the AD bus. If the $\overline{BHE}/\overline{ADEN}$ pin is held high on the rising edge of \overline{RST} , the AD bus always drive the address and data.

Set 1 : Disable the address phase of the AD15 – AD0 bus cycle when \overline{LCS} is asserted.

Set 0 : Enable the address phase of the AD15 – AD0 bus cycle when LCS is asserted.

Bit 6: LDEN, Lower DRAM Enable, This bit is used to enable the bank 0 (00000h-7FFFFh) DRAM controller.



Set LDEN to 1, the \overline{LCS} pin becomes $\overline{RAS0}$, and the $\overline{MCS1}$, $\overline{MCS2}$ pins become \overline{UCAS} and \overline{LCAS} respectively.

Bit 5-3: Reserved

Bit 2: R2, Ready Mode. This bit is used to configure the ready mode for \overline{LCS} chip select.

Set 1: external ready is ignored.

Set 0: external ready is required.

Bit 1-0 : R1-R0, Wait-State value. When R2 is set to 0, it can inserted wait-state into an access to the LCS memory area.

(R1,R0) = (0,0) -- 0 wait-state ; (R1,R0) = (0,1) -- 1 wait-state

(R1,R0) = (1,0) -- 2 wait-state ; (R1,R0) = (1,1) -- 3 wait-state

13.3 MCSx

The memory block of $\overline{MCS4}$ - $\overline{MCS0}$ can be located anywhere within the 1M bytes memory space, exclusive of the areas associated with the \overline{UCS} and \overline{LCS} chip selects. The maximum \overline{MCSx} active memory range is 512k bytes.

The MCSx chip selects are programmed through two registers A6h and A8h, and these select pins are not active on reset. Both A6h and A8h registers must be accessed with a read or write to activate $\overline{MCS4}$ - $\overline{MCS0}$. There aren't default value on A6h and A8h registers, so the A6h and A8h must be programmed first before $\overline{MCS4}$ - $\overline{MCS0}$ active.

When enable the DRAM controller, the $\overline{MCS3}$ - MCS0 are performed as DRAM interface. (Refer the DRAM controller unit)

Midranage Memory Chip Select Register Offset : A6h Reset Value : — 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 BA19 - BA13 1 1 1 1 1 1 1 1 R1 R0

Bit 15-7 : BA19-BA13, Base Address. The BA19-BA13 correspond to bits 19-13 of the 1M bytes (20-bits) programmable base address of the \overline{MCS} chip select block. The bits 12 to 0 of the base address are always 0.

The base address can be set to any integer multiple of the size of the memory block size selected in these bits. For example, if the midrange block is 32Kbytes, only the bits BA19 to BA15 can be programmed. So the block address could be locate at 20000h or 38000h but not in 22000h.

The base address of the \overline{MCS} chip select can be set to 00000h only if the \overline{LCS} chip select is not active. And the \overline{MCS} chip select address range is not allowed to overlap the \overline{LCS} chip select address range.

The MCS chip select address range also is not allowed to overlap the UCS chip select address range.

Bit 8-3: Reserved

Bit 2: R2, Ready Mode. This bit is configured to enable/disable the wait states inserted for the MCS chip selects. The R1,R0 bits of this register determine the number of wait state to insert.


set to 1: external ready is ignored



set to 0: external ready is required

Bit 1-0: R1-R0, Wait-State value. The R1,R0 determines the number of wait states inserted into a MCS access.

(R1,R0): (1,1) - 3 wait states, (1,0) - 2 wait states, (0,1) - 1 wait states, (0,0) - 0 wait states



Bit 15: Reserved

Bit 14-8: M6-M0, MCS Block Size. These bits determines the total block size for the MCS3 - MCS0 chip selects. Each individual chip select is active for one quarter of the total block size. For example, if the block size is 32K bytes and the base address is located at 20000h. The individual active memory address range of MCS3 to MCS0 is MCS0 - 20000h to 21FFF, MCS1 -22000 to 23FFFh, MCS2 - 24000h to 25FFFh, MCS3 - 26000h to 27FFFh. MCSx total block size is defined by M6-M0,

<u>M6-M0</u>	, <u>To</u>	tal block si	ze, MCS	Sx <u>address active range</u>
0000001b	,	8k	,	2k
0000010b	,	16k	,	4k
0000100b	,	32k	,	8k
0001000b	,	64k	,	16k
0010000b	,	128k	,	32k
0100000b	,	256k	,	64k
1000000b	,	512k	,	128k

Bit 7 : EX, Pin Selector. This bit configures the multiplex output which the $\overline{PCS6}$ - $\overline{PCS5}$ pins as chip selects or A2-A1.

Set 1: PCS6, PCS5 are configured as peripheral chip select pins.

Set 0: PCS6 is configured as address bit A2, PCS5 is configured as A1.

Bit 6: MS, Memory or I/O space Selector.

Set 1: The \overline{PCSx} pins are active for memory bus cycle.

Set 0: The PCSx pins are active for I/O bus cycle.

Bit 5-3: Reserved

Bit 2 : R2, Ready Mode. This bit is configured to enable/disable the wait states inserted for the PCS5,PCS6 chip selects. The R1,R0 bits of this register determine the number of wait state to insert.

set to 1: external ready is ignored

set to 0: external ready is required

Bit 1-0: R1-R0, Wait-State value. The R1,R0 determines the number of wait states inserted into a PCS5 - PCS6 access.

(R1,R0): (1,1)-3 wait states, (1,0)-2 wait states, (0,1)-1 wait states, (0,0)-0 wait states



13.4 PCSx

The peripheral or memory chip selects which are programmed through A4h and A8h register to define these pins.

The base address memory block can be located anywhere within the 1M bytes memory space, exclusive of the areas associated with the $\overline{MCS4}$, \overline{LCS} and \overline{MCS} chip elects. If the chip selects are mapped to I/O space, the access range is 64k bytes.

 $\overline{PCS6}$ - $\overline{PCS5}$ can be configured from 0 wait-state to 3 wait-states. $\overline{PCS3}$ - $\overline{PCS0}$ can be configured from 0 wait-state to 15 wait-states.

Peripheral Chip Select Register Offset: A4h 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 BA19 - BA11 1 1 1 1 1 1 R3 R2 R1 R0

Bit 15-7 : BA19-BA11, Base Address. BA19-BA11 correspond to bit 19-11 of the 1M bytes (20-bits) programmable base address of the \overline{PCS} chip select block.

When the PCS chip selects are mapped to I/O space, BA19-BA16 must be wrote to 0000b because the I/O address bus in only 64K bytes (16-bits) wide.

PCSx address range:

PCS₀ Base Address Base Address+255 PCS1 Base Address+256 Base Address+511 PCS2 Base Address+512 Base Address+767 Base Address+768 Base Address+1023 PCS3 Base Address+1280 Base Address+1535 PCS5 PCS6 Base Address+1536 -Base Address+1791

Bit 6-4: Reserved

Bit 3: R3; Bit 1-0: R1,R0, Wait-State Value. The R3,R1,R0 determines the number of wait-states inserted into a PCS3 -

PCS0 access.

R3,	R1,	R0	 Wait States
0,	0,	0	 0
0,	0,	1	 1
0,	1,	0	 2
0,	1,	1	 3
1,	0,	0	 5
1,	0,	1	 7
1,	1,	0	 9




1, 1, 1 -- 15

Bit 2: **R2**, Ready Mode. This bit is configured to enable/disable the wait states inserted for the $\overline{PCS3}$ - $\overline{PCS0}$ chip selects. The R3,R1,R0 bits determine the number of wait state to insert.

set to 1: external ready is ignored set to 0: external ready is required

14. Interrupt Controller Unit


There are 16 interrupt requests source connect to the controller: 7 maskable interrupt pins (INT0 – INT6); 2 non-maskable interrupts (NMI pin, WDT); 7 internal unit request source (Timer 0, 1,2; DMA 0,1; Asynchronous serial port 0, 1).




Interrupt Control Unit Block Diagram

14.1 Master Mode and Slave Mode


The interrupt controller can be programmed as a master or slave mode. (program FEh, bit 14). The master mode has two connections: Fully Nested Mode connection or Cascade Mode connection.



Fully Nested Mode Connections



Cascade Mode Connection



Slave Mode Connection

14.2 Interrupt Vector, Type and Priority

The following table shows the interrupt vector addresses, type and the priority. The maskable interrupt priority can be changed by programmed the priority register. The Vector addresses for each interrupt are fixed.

Interrupt source	Interrupt	Vector	EOI	Priority	Note
	Type	Address	Type		
Divide Error Exception	00h	00h		1	
Trace interrupt	01h	04h		1-1	*
NMI	02h	08h		1-2	*
Breakpoint Interrupt	03h	0Ch		1	
INTO Detected Over Flow Exception	04h	10h		1	



Array Bounds Exception	05h	14h		1	
Undefined Opcode Exception	06h	18h		1	
ESC Opcode Exception	07h	1Ch		1	
Timer 0	08h	20h	08	2-1	*/**
Reserved	09h				
DMA 0/INT5	0Ah	28h	0A	3	**
DMA 1/INT6	0Bh	2Ch	0B	4	**
INT0	0Ch	30h	0C	5	
INT1	0Dh	34h	0D	6	
INT2	0Eh	38h	0E	7	
INT3	0Fh	3Ch	0F	8	
INT4	10h	40h	10	9	
Asynchronous Serial port 1	11h	44h	11	9	
Timer 1	12h	48h	08	2-2	*/**
Timer 2	13h	4Ch	08	2-3	*/**
Asynchronous Serial port 0	14h	50h	14	9	
Reserved	15h-1Fh				

Note *: When the interrupt occurs in the same time, the priority is (1-1 > 1-2); (2-1 > 2-2 > 2-3)

Note **: The interrupt types of these sources are programmable in slave mode.

14.3 Interrupt Request


When an interrupt is request, the internal interrupt controller verifies the interrupt is enable (The IF flag is enable, no MSK bit set) and that there are no higher priority interrupt requests being serviced or pending. If the interrupt is granted, the interrupt controller uses the interrupt type to access a vector from the interrupt vector table.

If the external INT is active (level-trigger) to request the interrupt controller service, and the INT pins must hold till the microcontroller enter the interrupt service routine. There is no interrupt-acknowledge output when running in fully nested mode, so it should use PIO pin to simulate the interrupt-acknowledge pin if necessary.

14.4 Interrupt Acknowledge


The processor requires the interrupt type as an index into the interrupt table. The internal interrupt can provide the interrupt type or an external controller can provide the interrupt type.

The internal interrupt controller provides the interrupt type to processor without external bus cycles generation. When an external interrupt controller is supplying the interrupt type, the processor generates two acknowledge bus cycles, and the interrupt type is written to the AD7-AD0 lines by the external interrupt controller.



14.5 Programming the Registers

Software is programmed through the registers (Master mode: 44h, 42h, 40h, 3Eh, 3Ch, 3Ah, 38h, 36h, 34h, 32h, 30h, 2Eh, 2Ch, 2Ah, 28h, 26h, 24h, 22h; Slave Mode: 3Ah, 38h, 36h, 34h, 32h, 30h, 2Eh, 2Ch, 2Ah, 28h, 22h, 20h) to define the interrupt controller operation.



(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the asynchronous serial port 0.

Set 0: Enable the serial port 0 interrupt.

Bit 2-0: PR2-PR0, Priority. These bits determine the priority of the serial port relative to the other interrupt signals.



The priority selection:

PR2, PR1, PR0 -- Priority

0, 0, 0 - 0 (High)

0 , 0, 1 -- 1

0 , 1, 0 -- 2

0 , 1, 1 -- 3

1 , 0, 0 -- 4

1 , 0, 1 -- 5


1 , 1, 0 -- 6

1 , 1, 1 -- 7 (Low)

Serial Port 1 Interrupt Control Register

Offset : 42h

Reset Value: 000Fh



(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the asynchronous serial port 1.

Set 0: Enable the serial port 1 interrupt.

Bit 2-0: PR2-PR0, Priority. These bits determine the priority of the serial port relative to the other interrupt signals.

The priority selection:

PR2, PR1, PR0 -- Priority

0, 0, 0 - 0 (High)

0 , 0, 1 -- 1

0 , 1, 0 -- 2

0 , 1, 1 -- 3

1 , 0, 0 -- 4

1 , 0, 1 -- 5

1 , 1, 0 -- 6

1 , 1 , 1 -- 7 (Low)



(Master Mode)

Bit 15-8, bit 6-5: Reserved

Bit 7: ETM, Edge trigger mode enable. When this bit is set and bit 4 set to 0, interrupt is triggered by low go high edge.

The low go high edge will be latched (one level) till this interrupt is been serviced.

Bit 4: LTM, Level-Triggered Mode.

Set 1: Interrupt is triggered by high active level

Set 0: Interrupt is triggered by low go high edge.


Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the INT4

Set 0: Enable the INT4 interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of 44h



(Master Mode)

Bit 15-8, bit 6-5: Reserved

Bit 7: ETM, Edge trigger mode enable. When this bit is set and bit 4 is set to 0, interrupt is triggered by low go high edge.

The low go high edge will be latched (one level) till this interrupt is been serviced.

Bit 4: LTM, Level-Triggered Mode.

Set 1: Interrupt is triggered by high active level

Set 0: Interrupt is triggered by low go high edge.

Bit 3: MSK. Mask.

Set 1: Mask the interrupt source of the INT3

Set 0: Enable the INT3 interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of 44h



(Master Mode)

Bit 15-8, bit 6-5: Reserved

Bit 7: ETM, Edge trigger mode enable. When this bit is set and bit 4 is set to 0, interrupt is triggered by low go high edge.

The low go high edge will be latched (one level) till this interrupt is been serviced.

Bit 4: LTM, Level-Triggered Mode.

Set 1: Interrupt is triggered by high active level

Set 0: Interrupt is triggered by low go high edge.


Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the INT2

Set 0: Enable the INT2 interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h



(Master Mode)

Bit 15-8: Reserved

Bit 7: ETM, Edge trigger mode enable. When this bit is set and bit 4 is set to 0, interrupt is triggered by low go high edge.

The low go high edge will be latched (one level) till this interrupt is been serviced.

Bit 6: SFNM, Special Fully Nested Mode.

Set 1: Enable the special fully nested mode of INT1

Bit 5: C, Cascade Mode. Set this bit to 1 to enable the cascade mode for INT1 or INT0.

Bit 4: LTM, Level-Triggered Mode.

Set 1: Interrupt is triggered by high active level

Set 0: Interrupt is triggered by low go high edge.

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the INT1

Set 0: Enable the INT1 interrupt.



Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h

(Slave Mode), This register is for timer 2 interrupt control, reset value is 0000h

Bit 15-4: Reserved


Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the Timer 2

Set 0: Enable the Timer 2 interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h



(Master Mode)

Bit 15-8: Reserved

Bit 7: ETM, Edge trigger mode enable. When this bit is set and bit 4 is set to 0, interrupt is triggered by low go high edge.

The low go high edge will be latched (one level) till this interrupt is been serviced.

Bit 6: SFNM, Special Fully Nested Mode.

Set 1: Enable the special fully nested mode of INTO.

Bit 5: C, Cascade Mode. Set this bit to 1 to enable the cascade mode for INT1 or INT0.

Bit 4: LTM, Level-Triggered Mode.

Set 1: Interrupt is triggered by high active level

Set 0: Interrupt is triggered by low go high edge.

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the INT0

Set 0: Enable the INT0 interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h

(Slave Mode), For Timer 1 interrupt control register, reset value is 0000h

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the timer 1

Set 0: Enable the timer 1 interrupt.



Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h

DMA 1/INT6 Interrupt Control Register

Offset: 36h

									Kes	set va	ue : u	UUFII	
12	11	10	9	8	7	•	•	•	3	_	1	0	
0	0	0	0	0	0	0	0	0	MSK	PR2	PR1	PR0	

(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the DMA 1 controller

Set 0: Enable the DMA 1 controller interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h

(Slave Mode), reset value is 0000h

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the DMA 1 controller

Set 0: Enable the DMA 1 controller interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h

DMA 0/INT5 Interrupt Control Register

Offset: 34h

Reset Value : 000Fh

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	MSK	PR2	PR1	PR0

(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the DMA 0 controller

Set 0: Enable the DMA 0 controller interrupt.

Bit 2-0: PR, Interrupt Priority



These bits setting for priority selection is same as bit 2-0 of the register 44h

(Slave Mode), reset value is 0000h

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the DMA 0 controller

Set 0: Enable the DMA 1 controller interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h

Timer Interrupt Control Register

Offset : 32h Reset Value : 000Fh

15	1.1	12	12	11	10	0	0	7	6	_	4			4	
	0														
0	0	0	0	0	0	0	0	0	0	0	0	MSK	PR2	PR1	PR0

(Master Mode)

Bit 15-4: Reserved

Bit 3: MSK, Mask.

Set 1: Mask the interrupt source of the timer controller

Set 0: Enable the timer controller interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h

(Slave Mode), reset value is 0000h

Bit 15-4: Reserved

Bit 3: MSK, Mask.


Set 1: Mask the interrupt source of the timer 0 controller

Set 0: Enable the timer 0 controller interrupt.

Bit 2-0: PR, Interrupt Priority

These bits setting for priority selection is same as bit 2-0 of the register 44h





(Master Mode), Reset value undefine

Bit 15: DHLT, DMA Halt.

Set 1: halts any DMA activity. When non-maskable interrupts occur.

Set 0: When an IRET instruction is executed.

Bit 14-3: Reserved.

Bit 2-0: TMR2-TMR0,

Set 1: indicates the corresponding timer has an interrupt request pending.

(Slave Mode), Reset value is 0000h

Bit 15: DHLT, DMA Halt.


Set 1: halts any DMA activity. When non-maskable interrupts occur.

Set 0: When an IRET instruction is executed.

Bit 14-3: Reserved.

Bit 2-0: TMR2-TMR0,

Set 1: indicates the corresponding timer has an interrupt request pending.



(Master Mode)

The Interrupt Request register is a read-only register. For internal interrupts (SP0, SP1, D1/I6, D0/I5, and TMR), the corresponding bit is set to 1 when the device requests an interrupt. The bit is reset during the internally generated interrupt acknowledge. For INT4-INT0 external interrupts, the corresponding bit (I4-I0) reflects the current value of the external signal.

Bit 15-11: Reserved.

Bit 10: SP0, Serial Port 0 Interrupt Request. Indicates the interrupt state of the serial port 0.

Bit 9: SP1, Serial Port 1 Interrupt Request. Indicates the interrupt state of the serial port 1.

Bit 8-4: I4-I0, Interrupt Requests.

Set 1: The corresponding INT pin has an interrupt pending.

Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt Request.


Set 1: The corresponding DMA channel or INT has an interrupt pending.



Bit 1: Reserved.

Bit 0: TMR, Timer Interrupt Request.

Set 1: The timer control unit has an interrupt pending.



(Slave Mode)

The Interrupt Request register is a read-only register. For internal interrupts (D1/I6, D0/I5, TMR2, TMR1, and TMR0), the corresponding bit is set to 1 when the device requests an interrupt. The bit is reset during the internally generated interrupt acknowledge.

Bit 15-6: Reserved.

Bit 5-4: TMR2/TMR1, Timer2/Timer1 Interrupt Request.

Set 1: Indicates the state of any interrupt requests form the associated timer.


Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt Request.

Set 1: Indicates the corresponding DMA channel or INT has an interrupt pending.

Bit 1: Reserved.

Bit 0: TMR0, Timer 0 Interrupt Request.

Set 1: Indicates the state of an interrupt request from Timer 0.



(Master Mode)

The bits in the INSERV register are set by the interrupt controller when the interrupt is taken. Each bit in the register is cleared by writing the corresponding interrupt type to the EOI register.

Bit 15-11: Reserved.

Bit 10: SP0, Serial Port 0 Interrupt In-Service.

Set 1: the serial port 0 interrupt is currently being serviced.

Bit 9: SP1, Serial Port 1 Interrupt In-Service.

Set 1: the serial port 1 interrupt is currently being serviced.

Bit 8-4: I4-I0, Interrupt In-Service.

Set 1: the corresponding INT interrupt is currently being serviced.



Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt In-Service.

Set 1: the corresponding DMA channel or INT interrupt is currently being serviced.

Bit 1: Reserved.

Bit 0: TMR, Timer Interrupt In-Service.

Set 1: the timer interrupt is currently being serviced.

Interrupt In - Service Register

Offset : 2Ch
Reset Value : 0000h
3 2 1 0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l F	l Reserve	d	ı	SPI	WD	14	13	12	I 1	10	D1	D0	Res	TMR

(Slave Mode)

The bits in the In-Service register are set by the interrupt controller when the interrupt is taken. The in-service bits are cleared by writing to the EOI register.

Bit 15-6: Reserved.

Bit 5-4: TMR2-TMR1, Timer2/Timer1 Interrupt In-Service.

Set 1: the corresponding timer interrupt is currently being serviced.

Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt In-Service.

Set 1: the corresponding DMA Channel or INT Interrupt is currently being serviced.

Bit 1: Reserved.

Bit 0: TMR0, Timer 0 Interrupt In-Service.

Set 1: the Timer 0 interrupt is currently being serviced.

Priority Mask Register

Offset : 2Ah

Reset Value: 0007h

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	PRM2	PRM1	PRM0

(Master Mode)

Determining the minimum priority level at which maskable interrupts can generate an interrupt.

Bit 15-3: Reserved.

Bit 2-0 : PRM2-PRM0, Priority Field Mask. Determining the minimum priority that is required in order for a maskable interrupt source to generate an interrupt.

Priority	PR2-PR0
(High) 0	000
1	001
2	010



3	011
4	100
5	101
6	110
(Low) 7	111

(Slave Mode)

Determining the minimum priority level at which maskable interrupts can generate an interrupt.


Bit 15-3: Reserved.

Bit 2-0 : PRM2-PRM0, Priority Field Mask. Determining the minimum priority that is required in order for a maskable interrupt source to generate an interrupt.

Priority	PR2-PR0
(High) 0	000
1	001
2	010
3	011
4	100
5	101
6	110
(Low) 7	111

Interrupt Mask Register

Offset : 28h Reset Value : 07FDh



(Master Mode)

Bit 15-11: Reserved.

Bit 10: SP0, Serial Port 0 Interrupt Mask. The state of the mask bit of the asynchronous serial port 0 interrupt.

Bit 9: SP1, Serial Port 1 Interrupt Mask. The state of the mask bit of the asynchronous serial port 1 interrupt.

Bit 8-4: I4-I0, Interrupt Masks. Indicates the state of the mask bit of the corresponding interrupt.


Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt Masks.

Indicates the state of the mask bit of the corresponding DMA Channel or INT interrupt.

Bit 1: Reserved.

Bit 0: TMR, Timer Interrupt Mask. The state of the mask bit of the timer control unit .





(Slave Mode)

Bit 15-6: Reserved.

Bit 5-4: TMR2-TMR1, Timer 2/Timer1 Interrupt Mask. The state of the mask bit of the Timer Interrupt Control register.


Set 1: Timer2 or Time1 has its interrupt requests masked

Bit 3-2: D1/I6-D0/I5, DMA Channel or INT Interrupt Mask.

Indicating the state of the mask bits of the corresponding DMA or INT6/INT5 control register.

Bit 1: Reserved.

Bit 0: TMR0, Timer 0 Interrupt Mask. The state of the mask bit of the Timer Interrupt Control Register



(Master Mode)


The Poll Status (POLLST) register mirrors the current state of the Poll register. the POLLST register can be read without affecting the current interrupt request.

Bit 15: IREQ, Interrupt Request.

Set 1: if an interrupt is pending. The S4-S0 field contains valid data.

Bit 14-5: Reserved.

Bit 4-0: S4-S0, Poll Status. Indicates the interrupt type of the highest priority pending interrupt.



(Master Mode)


When the Poll register is read, the current interrupt is acknowledged and the next interrupt takes its place in the Poll register.

Bit 15: IREQ, Interrupt Request.

Set 1: if an interrupt is pending. The S4-S0 field contains valid data.

Bit 14-5: Reserved.

Bit 4-0: S4-S0, Poll Status. Indicates the interrupt type of the highest priority pending interrupt.



(Master Mode)

Bit 15: NSPEC, Non-Specific EOI.

Set 1: indicates non-specific EOI.

Set 0: indicates the specific EOI interrupt type in S4-S0.

Bit 14-5: Reserved.


Bit 4-0: S4-S0, Source EOI Type. Specifies the EOI type of the interrupt that is currently being processed.

End - Of - Interrupt													Offset : 22h Reset Value : 0000h			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	L2	L1	LO

(Slave Mode)

Bit 15-3: Reserved.

Bit 2-0 : L2-L0, Interrupt Type. Encoded value indicating the priority of the IS(interrupt service) bit to reset. Writes to these bits cause an EOI to be issued for the interrupt type in slave mode.



(Slave Mode)

Bit 15-8: Reserved

Bit 7-3: T4-T0, Interrupt Type.

The following interrupt type of slave mode can be programmed.

Timer 2 interrupt controller: (T4,T3,T2,T1,T0, 1, 0, 1)b

Timer 1 interrupt controller: (T4,T3,T2,T1,T0, 1, 0, 0)b

DMA 1 interrupt controller: (T4,T3,T2,T1,T0, 0, 1, 1)b


DMA 0 interrupt controller: (T4,T3,T2,T1,T0, 0, 1, 0)b

Timer 0 interrupt controller: (T4,T3,T2,T1,T0, 0, 0, 0)b

Bit 2-0: Reserved


15. DMA Unit


The DMA controller provides the data transfer between the memory and peripherals without the intervention of the CPU. There are two DMA channels in the DMA unit. Each channel can accept DMA request from one of three sources: external pin (DRQ0 for channel 0 or DRQ1 for channel 1) or serial port (port 0 or port 1) or Timer 2 overflow. The data transfer from source to destination can be memory to memory ,or memory to I/O, or I/O to I/O, or I/O to memory. Either bytes or words can be transferred to or from even or odd addresses and two bus cycles are necessary (read from source and write to destination) for each data transfer.




15.1 DMA Operation

Every DMA transfer consists of two bus cycles (figure of Typical DMA Transfer) and the two bus cycles can not be separated by a bus hold request, a refresh request or another DMA request. The registers (CAh, C8h, C6h, C4h, C2h, C0h, DAh, D8h, D6h, D4h, D2h, D0h) are used to configure and operate the two DMA channels.






The definition of Bits 15-0 for DMA0 are same as the Bits 15-0 of register DAh for DMA1.




Bit 15-0: TC15-TC0, DMA 0 transfer Count. The value of this register is decremented by 1 after each transfer.




Bit 15-4: Reserved



Bit 3-0: DDA19-DDA16, High DMA 0 Destination Address. These bits are map to A19- A16 during a DMA transfer when the destination address is in memory space or I/O space. If the destination address is in I/O space (64Kbytes), these bits must be programmed to 0000b.




Bit 15-0: DDA15-DDA0, Low DMA 0 Destination Address. These bits are mapped to A15- A0 during a DMA transfer. The value of (DDA19-DDA0)b will increment or decrement by 2 after each DMA transfer.



Bit 15-4: Reserved

Bit 3-0: DSA19-DSA16, High DMA 0 Source Address. These bits are mapped to A19- A16 during a DMA transfer when the source address is in memory space or I/O space. If the source address is in I/O space (64Kbytes), these bits must be programmed to 0000b.



Bit 15-0: DSA15-DSA0, Low DMA 0 Source Address. These bits are mapped to A15- A0 during a DMA transfer. The value of (DSA19-DSA0)b will increment or decrement by 2 after each DMA transfer.

DMA Control Registers													Offset : DAh (DMA1) Reset Value : FFF9h				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DM/ĪŌ	DDEC	DINC	SM/IO	SDEC	SINC	TC	INT	SYN1	SYN0	Р	TDRQ	Res	CHG	ST	B/W		

RDC Semiconductor Co.
Subject to change without notice



Bit 15:DM / IO, Destination Address Space Select.

Set 1: The destination address is in memory space.

Set 0: The destination address is in I/O space.

Bit 14: DDEC, Destination Decrement.

Set 1: The destination address is automatically decrement after each transfer.

The \overline{B}/W (bit 0) bit determines the decrement value which is by 1 or 2 When both DDEC and DINC bits are set to 1, the address remains constant

Set 0: Disable the decrement function.

Bit 13: DINC, Destination Increment.

Set 1: The destination address is automatically increment after each transfer.

The \overline{B}/W (bit 0) bit determines the increment value which is by 1 or 2

Set 0: Disable the decrement function.

Bit 12: SM/IO, Source Address Space Select.

Set 1: The Source address is in memory space.

Set 0: The Source address is in I/O space

Bit 11: SDEC, Source Decrement.

Set 1: The Source address is automatically decrement after each transfer.

The \overline{B} /W (bit 0) bit determines the decrement value which is by 1 or 2 When both SDEC and SINC bits are set to 1, the address remains constant

Set 0: Disable the decrement function.

Bit 10: SINC, Source Increment.

Set 1: The Source address is automatically increment after each transfer.

The B/W (bit 0) bit determines the increment value which is by 1 or 2

Set 0: Disable the decrement function

Bit 9: TC, Terminal Count.

Set 1: The synchronized DMA transfer is terminated when the DMA transfer count register reaches 0.

Set 0: The synchronized DMA transfer is terminated when the DMA transfer count register reaches 0.

Unsynchronized DMA transfer is always terminated when the DMA transfer count register reaches 0, regardless the setting of this bit.

Bit 8: INT, Interrupt.

Set 1: DMA unit generates an interrupt request when complete the transfer count .

The TC bit must set to 1 to generate an interrupt.

Bit 7-6: SYN1-SYN0, Synchronization Type Selection.

SYN1, **SYN0** -- **Synchronization Type**

0 , 0 -- Unsynchronized

0 , 1 -- Source synchronized



1 , 0 -- Destination synchronized

1 , 1 -- Reserved

Bit 5: P, Priority.

Set 1: It selects high priority for this channel when both DMA 0 and DMA 1 are transfer in same time.

Bit 4: TDRQ, Timer Enable/Disable Request

Set 1: Enable the DMA requests from timer 2.

Set 0: Disable the DMA requests from timer 2.

Bit 3: Reserved

Bit 2: CHG, Changed Start Bit. This bit must set to 1 when will modify the ST bit.

Bit 1: ST, Start/Stop DMA channel.


Set 1: Start the DMA channel

Set 0: Stop the DMA channel


Bit $0 : \overline{B}/W$, Byte/Word Select.

Set 1: The address is incremented or decremented by 2 after each transfer.

Set 0: The address is incremented or decremented by 1 after each transfer.




Bit 15-0: TC15-TC0, DMA 1 transfer Count. The value of this register is decremented by 1 after each transfer.




Bit 15-4: Reserved

Bit 3-0: DDA19-DDA16, High DMA 1 Destination Address. These bits are map to A19- A16 during a DMA transfer when the destination address is in memory space or I/O space. If the destination address is in I/O space (64Kbytes), these bits must be programmed to 0000b.






Bit 15-0: DDA15-DDA0, Low DMA 1 Destination Address. These bits are mapped to A15- A0 during a DMA transfer. The value of (DDA19-DDA0)b will increment or decrement by 2 after each DMA transfer.



Bit 15-4: Reserved

Bit 3-0: DSA19-DSA16, High DMA 1 Source Address. These bits are mapped to A19- A16 during a DMA transfer when the source address is in memory space or I/O space. If the source address is in I/O space (64Kbytes), these bits must be programmed to 0000b.




Bit 15-0: DSA15-DSA0, Low DMA 1 Source Address. These bits are map to A15- A0 during a DMA transfer. The value of (DSA19-DSA0)b will increment or decrement by 2 after each DMA transfer.

15.2 External Requests

External DMA requests are asserted on the DRQ pins. The DRQ pins are sampled on the falling edge of CLKOUTA. It takes a minimum of four clocks before the DMA cycle is initiated by the Bus Interface. The DMA request is cleared four clocks before the end of the DMA cycle. And no DMA acknowledge is provided, since the chip-selects (\overline{MCSx} , \overline{PCSx}) can be programmed to be active for a given block of memory or I/O space, and the DMA source and destination address registers can be programmed to point to the same given block.

DMA transfer can be either source or destination synchronized, and it can also be unsynchronized. The Source-Synchronized Transfer figure shows the typical source-synchronized transfer which provides the source device at least three clock cycles from the time it is acknowledged to deassert its DRQ line.



NOTES:

Case1: Current source synchronized transfer will not be immediately


followed by another DMA transfer.

Case2: Current source synchronized transfer will be immediately

followed by antoher DMA transfer.

Source-Synchronized Transfers

The Destination-Synchronized Transfer figure shows the typical destination-synchronized transfer which differs from a source-synchronized transfer in that two idle states are added to the end of the deposit cycle. The two idle states extend the DMA cycle to allow the destination device to deassert its DRQ pin four clocks before the end of the cycle. If the two idle states were not inserted, the destination device would not have time to deassert its DRQ signal.



NETES:

Case1: Current destination synchronized transfer will not be immediately

followed by another DMA transfer.

Case2: Current destination synchronized transfer will be immediately

followed by another DMA transfer.

Destination-Synchronized Transfers


15.3 Serial Port/DMA Transfer

The serial port data can be DMA transfer to or from memory(or IO) space. And the \overline{B}/W bit of DMA control Register must be set 1 for byte transfer. The map address of Transmit Data Register is written to the DMA Destination Address Register and the memory (or I/O) address is written to the DMA Source Address Register, when transmit data. The map address of Receive Data Register is written to the DMA Source Address Register and the memory (or I/O) address is written to the DMA Destination Address Register, when receive data.

The software is programmed through the Serial Port Control Register to perform the serial port/DMA transfer.


When a DMA channel is in use by a serial port, the corresponding external DMA request signal is deactivated. For DMA to the serial port, the DMA channel should be configured as destination synchronized. For DMA from the serial port, the DMA channel should be configured as source synchronized.

16. Timer Control Unit




Timer / Counter Unit Block

There are three 16-bit programmable timers in the R8822. The timer operation is independent of the CPU. The three timers can be programmed as a timer element or as a counter element. Timers 0 and 1 are each connect to two external pins (TMRIN0, TMROUT0, TMRIN1, TMROUT1) which can be used to count or time external events, or they can be used to generate a variable-duty-cycle waveforms. Timer 2 is not connected any external pins. It can be used as a prescale to timer 0 and timer 1 or as a DMA request source.




These bits definition for timer 0 are same as the bits of register 5Eh for timer 1.







Bit 15 – 0: TC15-TC0, Timer 0 Count Value. This register contains the current count of timer 0. The count is incremented by one every four internal processor clocks or by prescaled the timer 2, or by one every four external clock which is configured the external clock select bit to refer the TMRIN1 signal.



Bit 15-0: TC15 – TC0, Timer 0 Compare A Value.



Bit 15-0: TC15 – TC0, Timer 0 Compare B Value.



Bit 15: EN. Enable Bit.

Set 1: The timer 1 is enable.

Set 0: The timer 1 is inhibited from counting.

The INH bit must be set 1 during writing the EN bit, and the INH bit and EN bit must be in the same write.

Bit 14: $\overline{\text{INH}}$, Inhibit Bit. This bit is allows selective updating the EN bit. The $\overline{\text{INH}}$ bit must be set 1 during writing the EN bit, and both the $\overline{\text{INH}}$ bit and EN bit must be in the same write. This bit is not stored and is always read as 0.

Bit 13: INT, Interrupt Bit.

Set 1: A interrupt request is generated when the count register equals a maximum count. If the timer is configured in dual max-count mode, an interrupt is generated each time the count reaches max-count A or max-count B

Set 0: Timer 1 will not issue interrupt request.

Bit 12: RIU, Register in Use Bit.

Set 1: The Maxcount Compare B register of timer 1 is being used

- Set 0: The Maxcount Compare A register of timer 1 is being used
- Bit 11-6: Reserved.
- **Bit 5: MC**, Maximum Count Bit. When the timer reaches its maximum count, the MC bit will set to 1 by H/W. In dual maxcount mode, this bit is set each time either Maxcount Compare A or Maxcount Compare B register is reached. This bit is set regardless of the EN bit (66h.15).
- **Bit 4: RTG**, Re-trigger Bit. This bit define the control function by the input signal of TMRIN1 pin. When EXT=1 (5Eh.2), this bit is ignored.
 - Set 1: Timer1 Count Register (58h) counts internal events; Reset the counting on every TMRIN1 input signal from low go high (rising edge trigger).
 - Set 0: Low input holds the timer 1 Count Register (58h) value; High input enables the counting which counts internal events.


The definition of setting the (EXT, RTG)

- (0,0) Timer1 counts the internal events. if the TMRIN1 pin remains high.
- (0, 1) -- Timer1 counts the internal events; count register reset on every rising transition on the TMRIN1 pin
- (1, x) -- TMRIN1 pin input acts as clock source and timer1 count register increase one every four external clock.
- Bit 3: P, Prescaler Bit. This bit and EXT(5Eh.2) define the timer 1 clock source.


The definition of setting the (EXT, P)

- (0,0) Timer1 Count Register increase one every four internal processor clock.
- (0,1) Timer1 count register increase one which prescal by timer 2.
- (1, x) -- TMRIN1 pin input acts as clock source and Timer1 Count Register increase one every four external clock.
- Bit 2: EXT, External Clock Bit.
 - Set 1: Timer 1 clock source from external
 - Set 0: Timer 1 clock source from internal
- Bit 1: ALT, Alternate Compare Bit. This bit controls whether the timer runs in single or dual maximum count mode.
 - Set 1: Specify dual maximum count mode. In this mode the timer counts to Maxcount Compare A, then resets the count register to 0. Then the timer counts to Maxcount Compare B, then resets the count register to 0 again, and starts over with Maxcount Compare A.
 - Set 0: Specify single maximum count mode. In this mode the timer will count to the valve contained in Maxcount Compare A and reset to 0, and then the timer counts to Maxcount Compare A again. Maxcount Compare B is not used in this mode.
- Bit 0: CONT, Continuous Mode Bit.
 - Set 1: The timer to run continuously.
 - Set 0: The timer will halt after each counting to the maximum count and the EN bit will be cleared.







Bit 15 – 0: TC15-TC0, Timer 1 Count Value. This register contains the current count of timer 1. The count is incremented by one every four internal processor clocks or by prescaled the timer 2, or by one every four external clock which is configured the external clock select bit to refer the TMRIN1 signal.



3Bit 15-0 : TC15 – TC0, Timer 1 Compare A Value.



Bit 15-0: TC15 – TC0, Timer 1 Compare B Value.



Bit 15: EN, Enable Bit.

Set 1: The timer 2 is enable.

Set 0: The timer 2 is inhibited from counting.

The INH bit must be set 1 during writing the EN bit, and the INH bit and EN bit must be in the same write.

Bit 14: $\overline{\text{INH}}$, Inhibit Bit. This bit is allows selective updating the EN bit. The $\overline{\text{INH}}$ bit must be set 1 during writing the EN bit, and both the $\overline{\text{INH}}$ bit and EN bit must be in the same write. This bit is not stored and is always read as 0.

Bit 13: INT, Interrupt Bit.



Set 1: A interrupt request is generated when the count register equals a maximum count.

Set 0: Timer 2 will not issue interrupt request.

Bit 12-6: Reserved.


Bit 5: MC, Maximum Count Bit. When the timer reaches its maximum count, the MC bit will set to 1 by H/W. This bit is set regardless of the EN bit (66h.15).

Bit 4-1: Reserved.


Bit 0: COUNT, Continuous Mode Bit.

Set 1: Timer is continuously running when timer reaches the maximum count.

Set 0: The EN bit (66h.15) is cleared and the timer is hold after each timer count reaches the maximum count.




Bit 15 – 0: TC15-TC0, Timer 2 Count Value. This register contains the current count of timer 2. The count is incremented by one every four internal processor clocks.



Bit 15-0: TC15 - TC0, Timer 2 Compare A Value.

16.1 Timer/Counter Unit Output Mode

Timers 0 and 1 can use one maximum count value or two maximum count value. Timer 2 can use only one maximum count value. Timer 0 and timer 1 can be configured to single or dual Maximum Compare count mode, the TMROUT0 or TMROUT1 signals can be used to generated waveform of various duty cycle.




Timer/Counter Unit Output Modes



17. Watchdog Timer

R8822 has one independent watchdog timer, which is programmable. **The watchdog timer is active after reset** and the timeout count with a maximum count value. The keyed sequence (3333h, CCCCh) must be written to the register (E6h) first then writing new configuration to the Watchdog Timer Control Register. It is a single write so every one writing to Watchdog Timer Control Register must follow the rule.

To read the Watchdog Timer Control Register, the keyed sequence (5555h, AAAAh) must be written to the register (E6h) first. The current count should be reset before modifying the Watchdog Timer timeout period to ensure that an immediate timeout dose not occur.



Bit 15: ENA, Enable Watchdog Timer.

Set 1: Enable Watchdog Timer.

Set 0: Disable Watchdog Timer.

Bit 14: WRST, Watchdog Reset.

Set 1: WDT generates a system reset when WDT timeout count is reached.

Set 0: WDT generates a NMI interrupt when WDT timeout count is reached if the NMIFLAG bit is 0. If the NMIFLAG bit is 1, the WDT will generate a system reset when timeout.

- **Bit 13: RSTFLAG**, Reset Flag. When watchdog timer reset event has occurred, hardware will set this bit to 1. This bit will be cleared by any keyed sequence write to this register or external reset. This bit is 0 after an external reset or 1 after watchdog timer reset.
- **Bit 12: NMIFLAG**, NMI Flag. After WDT generates a NMI interrupt, this bit will be set to 1 by H/W. This bit will be cleared by any keyed sequence write to this register.

Bit 11-8: Reserved.

Bit 7-0: COUNT, Timeout Count. The COUNT setting determines the duration of the watchdog timer timeout interval.

a. The duration equation : **Duration** = 2^{Exponent} / **Frequency**

b. The Exponent of the COUNT setting:

(Bit 7, Bit 6, Bit 5, Bit 4, Bit 3, Bit 2, Bit 1, Bit 0) = (Exponent)

 $(\ 0\ ,0\ ,0\ ,0\ ,0\ ,0\ ,0\ ,0\) \quad = \quad (N/A)$

(x, x, x, x, x, x, x, x, x) = (10)

(x, x, x, x, x, x, x, 1, 0) = (20)

(x, x, x, x, x, 1, 0, 0) = (21)

$$(x, x, x, x, 1, 0, 0, 0) = (22)$$

$$(x, x, x, 1, 0, 0, 0, 0) = (23)$$

$$(x, x, 1, 0, 0, 0, 0, 0) = (24)$$

$$(x, 1, 0, 0, 0, 0, 0, 0) = (25)$$

$$(1,0,0,0,0,0,0,0) = (26)$$

c. Watchdog timer Duration reference table:


Frequency\Exponent	10	20	21	22	23	24	25	26
20 MHz	51 us	52 ms	104 ms	209 ms	419 ms	838 ms	1.67 s	3.35 s
25 MHz	40 us	41 ms	83 ms	167 ms	335 ms	671 ms	1.34 s	2.68 s
33 MHz	30 us	31 ms	62 ms	125 ms	251 ms	503 ms	1.00 s	2.01 s
40 MHz	25 us	26 ms	52 ms	104 ms	209 ms	419 ms	838 ms	1.67 s
50 MHz	20.5 us	21 ms	41.9 ms	83.9ms	167.8 ms	335.5 ms	671 ms	1.34 s



18. Asynchronous Serial Port

R8822 has two asynchronous serial ports, which provide the TXD, RXD pins for the full duplex bi-directional data transfer and with handshaking signals $\overline{\text{CTS}}$, $\overline{\text{ENRX}}$, $\overline{\text{RTS}}$, $\overline{\text{RTR}}$. The serial ports support : 9-bit, 8-bit or 7-bit data transfer; odd parity, even parity, or no parity; 1 stop bits; Error detection; DMA transfers through the serial port; Multi-drop protocol (9-bit) support; Double buffers for transmit and receive.

The receive/transmit clock is based on the microprocessor clock. The serial port can be used in power-saved mode, but the transfer rate must be adjusted to correctly reflect the new internal operating frequency. Software is programmed through the registers ,(80h, 82h, 84h, 86h, 88h – for port 0), (10h,12h,14h,16h,18h – for port 1) to configure the asynchronous serial port.



Serial Port Block Diagram

18.1 Serial Port Flow Control


The two serial ports provided with two data pins (RXD and TXD) and two flow control signals (\overline{RTS} , \overline{RTR}). Hardware flow control is enabled when the FC bit in the Serial Port control Register is set. And the flow control signals are configured by software to support several different protocols.

18.1.1 DCE/DTE Protocol

The R8822 can be as a DCE (Data Communication Equipment) or as a DTE (Data Terminal Equipment). This protocol provides flow control where one serial port is receiving data and other serial port is sending data. To implement the DCE device, the ENRX bit should be set and the RTS bit should be cleared for the associated serial port. To implement the DTE device, the ENRX bit should be cleared and the RTS bit should be set for the associated serial port. The ENRX bit and RTS bit are in the register F2h.

The DCE/DTE protocol is asymmetric interface since the DTE device can not signal the DCE device that is ready to receive

data, and the DCE can not send the request to send signal.




DCE/DTE Protocol Connection

The DCE/DTE protocol communication step:

- a. DTE send data to DCE
- b. RTS signal is asserted by DTE when data is available.
- c. The RTS signal is interpreted by the DCE device as a request to enable its receiver.
- d. The DCE asserts the \overline{RTR} signal to response that DCE is ready to receive data.

18.1.2 CTS/RTR Protocol

The serial port can be programmed as a CTS/RTS protocol by clearing both ENRX bit and RTS bit. This protocol is a symmetric interface, which provides flow control when both ports are sending and receiving data.



CTS/RTR Protocol Connection

18.2 DMA Transfer to/from a serial port function

DMA transfers to the serial port function as destination-synchronized DMA transfers. A new transfer is requested when the Transmit Holding Register is empty. When the port is configured for DMA transmits, the corresponding transmit interrupt is disabled regardless of the TXIE bit setting.

DMA transfers from the serial port function as source-synchronized DMA transfers. A new transfer is requested when the Receive Buffer contains valid data. When the port is configured for DMA receives, the corresponding receive interrupt is disabled regardless of the RXIE bit setting.

The DMA request is generated internally when a DMA channel is being used for serial port transfers. And the DRQ0 or DRQ1 are not active when a serial port DMA transfers.

Hardware handshaking may be used in conjunction with serial port DMA transfers.



18.3 The Asynchronous Modes description


There are 4 modes operation in the asynchronous serial port.

Mode1: Mode 1 is the 8-bit asynchronous communications mode. Each frame consists of a start bit, eight data bits and a stop bit. when parity is used, the eighth data bit becomes the parity bit.

Mode 2: Mode 2 is used together with Mode 3 for multiprocessor communications over a common serial link. In mode 2, the RX machine will not complete a reception unless the ninth data bit is a one. Any character received with the ninth bit equal to zero is ignored. No flags are set, no interrupts occur and no data is transferred to Receive Data Register. In mode 3, characters are received regardless of the state of the ninth data bit.

Mode 3: Mode 3 is the 9-bit asynchronous communications mode. Mode 3 is the same as mode 1 except that a frame contains nine data bits. The ninth data bit becomes the parity bit when the parity feature is enabled.

Mode 4: Mode 4 is the 7-bit asynchronous communications mode. Each frame consists of a start bit, seven data bits and a stop bit. Parity bit is not available in mode 4.



Bit 15-13: DMA, DMA Control Field. These bits configure the serial port for use with DMA transfers.

DMA control bits

(Bit 15, bit 14, bit 13)b	 Receive	 <u>Transmit</u>
(0,0,0)	 No DMA	 No DMA
(0,0,1)	 DMA 0	 DMA 1
(0, 1, 0)	 DMA 1	 DMA 0
(0, 1, 1)	 N/A	 N/A
(1,0,0)	 DMA 0	 No DMA
(1,0,1)	 DMA 1	 No DMA
(1, 1, 0)	 No DMA	 DMA 0
(1, 1, 1)	 No DMA	 DMA 1

Bit 12: RSIE, Receive Status Interrupt Enable. An exception occurs during data reception or error detection occur will generate an interrupt.

Set 1: Enable the serial port 0 to generate an interrupt request.

Bit 11: BRK, Send Break.

Set this bit to 1, the TXD pin always drives low.



Long Break: The TXD is driven low for grater than (2M+3) bit times;

Short break: The TXD is driven low for grater than M bit times;

* M= start bit + data bits number + parity bit + stop bit

Bit 10 : TB8, Transmit Bit 8. This bit is transmitted as ninth data bit in mode 2 and mode 3. This bit is cleared after every transmission.

Bit 9: FC, Flow Control Enable.

Set 1: Enable the hardware flow control for serial port 0.

Set 0 : Disable the hardware flow control for serial port 0.

Bit 8 : TXIE, Transmitter Ready Interrupt Enable. When the Transmit Holding Register is empty (THRE bit in Status Register is set),it will have an interrupt occurs.

Set 1: Enable the Interrupt.

Set 0 : Disable the interrupt.

Bit 7: RXIE, Receive Data Ready Interrupt Enable. When the receiver buffer contains valid data (RDR bit in Status Register is set), it will generate an interrupt.

Set 1: Enable the Interrupt.

Set 0 : Disable the interrupt.

Bit 6: TMODE, Transmit Mode.

Set 1: Enable the TX machines.

Set 0: Disable the TX machines.

Bit 5: RMODE, Received Mode.

Set 1: Enable the RX machines.

Set 0: Disable the RX machines.

Bit 4: EVN, Even Parity. This bit is valid only when the PE bit is set.

Set 1: the even parity checking is enforced (even number of 1s in frame).

Set 0: odd parity checking is enforced (odd number of 1s in frame).

Bit 3: PE, Parity Enable.

Set 1: Enable the parity checking.

Set 0: Disable the parity checking.

Bit 2-0: MODE, Mode of Operation.

(bit 2, bit 1, bit 0)	MODE	Data Bits	Parity Bits	Stop Bits
(0,0,1)	Mode 1	7 or 8	1 or 0	1
(0,1,0)	Mode 2	9	N/A	1
(0,1,1)	Mode 3	8 or 9	1 or 0	1
(1,0,0)	Mode 4	7	N/A	1





The Serial Port 0 Status Register provides information about the current status of the serial port 0.

Bit 15-11: Reserved.

Bit 10: BRK1, Long Break Detected. This bit should be reset by software.

When a long break is detected, this bit will be set high.

Bit 9: BRK0, Short Break Detected. This bit should be reset by software.

When a short break is detected, this bit will be set high

Bit 8: RB8, Received Bit 8. This bit should be reset by software.

This bit contains the ninth data bit received in mode 2 and mode 3.

Bit 7: RDR, Received Data Ready. Read only.

The Received Data Register contains valid data, this bit is set high. This bit can only be reset by reading the Serial Port 0 Receive Register.

Bit 6: THRE, Transmit Hold Register Empty. Read only.

When the Transmit Hold Register is ready to accept data, this bit will be set. This bit will be reset when writing data to the Transmit Hold Register.

Bit 5: FER, Framing Error detected. This bit should be reset by software.

This bit is set when a framing error is detected.

Bit 4: OER, Overrun Error Detected. This bit should be reset by software.

This bit is set when an overrun error is detected.

Bit 3: PER, Parity Error Detected. This bit should be reset by software.

This bit is set when a parity error (for mode 1 and mode 3) is detected.


Bit 2: TEMT, Transmitter Empty. This bit is read only.

When the Transmit Shift Register is empty, this bit will be set.

Bit 1: HS0, Handshake Signal 0. This bit is read only.

This bit reflects the inverted value of the external CTS0 pin.

Bit 0: Reserved.



Bit 15-8: Reserved




Bit 7-0: TDATA, Transmit Data. Software writes this register with data to be transmitted on the serial port 0.

Serial Port 0 Receive Register Offset: 86h 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved RDATA RDATA</

Bit 15-8: Reserved


Bit 7-0: RDATA, Received DATA. The RDR bit should be read as 1 before read the RDATA register to avoid reading invalid data.




Bit 15-0: BAUDDIV, Baud Rate Divisor.

The general formula for baud rate divisor is **Baud Rate = Microprocessor Clock / (16 x BAUDDIV)**

For example, The Microprocessor clock is 22.1184MHz and the BAUDDIV=12 (Decimal), the baud rate of serial port is 115.2k.



These bits definition are same as the bits definition of Register 80h




These bits definition are same as the bits definition of Register 82h






These bits definition are same as the bits definition of Register 84h




These bits definition are same as the bits definition of Register 86h



These bits definition are same as the bits definition of Register 88h

19. PIO Unit

R8822 provides 32 programmable I/O signals, which are multi-function pins with others normal function signals. Software is programmed through the registers (7Ah, 78h, 76h, 74h, 72h, 70h) to configure the multi-function pins for PIO or normal function.




PIO pin Operation Diagram

19.1 PIO multi-function Pin list table

PIO No.	Pin No.(PQFP)	Multi Function	Reset status/PIO internal resister
0	72	TMRIN1	Input with 10k pull-up
1	73	TMROUT1	Input with 10k pull-down
2	59	PCS6 /A2	Input with 10k pull-up
3	60	PCS5 /A1	Input with 10k pull-up
4	48	DT/\overline{R}	Normal operation/ Input with 10k pull-up
5	49	DEN	Normal operation/ Input with 10k pull-up
6	46	SRDY	Normal operation/ Input with 10k pull-down
7	22	A17	Normal operation/ Input with 10k pull-up
8	20	A18	Normal operation/ Input with 10k pull-up
9	19	A19	Normal operation/ Input with 10k pull-up
10	74	TMROUT0	Input with 10k pull-down
11	75	TMRIN0	Input with 10k pull-up
12	77	DRQ0/INT5	Input with 10k pull-up
13	76	DRQ1/INT6	Input with 10k pull-up
14	50	MCS0	Input with 10k pull-up
15	51	MCS1 / UCAS	Input with 10k pull-up
16	66	PCS0	Input with 10k pull-up
17	65	PCS1	Input with 10k pull-up




18	63	PCS2 / CTS1 / ENRX1	Input with 10k pull-up
19	62	PCS3 / RTS1 / RTR1	Input with 10k pull-up
20	3	RTS0/RTR0	Input with 10k pull-up
21	100	CTS0 / ENRX0	Input with 10k pull-up
22	2	TXD0	Input with 10k pull-down
23	1	RXD0	Input with 10k pull-down
24	68	$\overline{MCS2}/\overline{LCAS}$	Input with 10k pull-up
25	69	$\overline{MCS3}/\overline{RAS0}$	Input with 10k pull-up
26	97	UZI	Input with 10k pull-up
27	98	TXD1	Input with 10k pull-up
28	99	RXD1	Input with 10k pull-up
29	96	S6/CLKDIV2	Input with 10k pull-up
30	52	INT4	Input with 10k pull-up
31	54	INT2	Input with 10k pull-up



Bit 15-0: PDATA31-PDATA16, PIO Data Bits.


These bits PDATA31- PDATA16 map to the PIO31 –PIO16 which indicate the driven level when the PIO pin as an output or reflects the external level when the PIO pin as an input.



Bit 15-0: PDIR 31- PDIR16, PIO Direction Register.

Set 1: Configure the PIO pin as an input.

Set 0: Configure the PIO pin as an output or as normal pin function.



Bit 15-0: PMODE31-PMODE16, PIO Mode Bit.




The definition of PIO pins are configured by the combination of PIO Mode and PIO Direction. And the PIO pin is programmed individual.

The definition (PIO Mode, PIO Direction) for PIO pin function:


(0 , 0) – Normal operation , (0 , 1) – PIO input with pull-up/pull-down

(1,0) – PIO output , (1,1) – PIO input without pull-up/pull-down



Bit 15-0: PDATA15- PDATA0: PIO Data Bus.


These bits PDATA15- PDATA0 map to the PIO15 –PIO0 which indicate the driven level when the PIO pin as an output or reflects the external level when the PIO pin as an input.




Bit 15-0: PDIR 15- PDIR0, PIO Direction Register.

Set 1: Configure the PIO pin as an input.

Set 0: Configure the PIO pin as an output or as normal pin function.



Bit 15-0: PMODE15-PMODE0, PIO Mode Bit.



20. DRAM Controller

R8822 supports 16 bits EDO or FP DRAM control interface. The supporting type are 256k*16,128k*16,64k*16 or 32k*16. The DRAM control pins are multiplex pins, which are description in the Pin Configuration. The Basic System Application Block Diagram shows the connection between the microcontroller and DRAM. The DRAM controller supports two bank, dual $\overline{\text{CAS}}$ signal (supports high byte signal $\overline{\text{UCAS}}$ and low byte signal $\overline{\text{LCAS}}$ operating mode) access. When the bit 6 of LMCS (A2h) register is set to 1, the bank 0 will be enabled, then all the bits definition of A2h is for bank 0 of the DRAM controller. The bit 6 of UMCS (A0h) is set to 1 then the bank 1 is enabled and all bits definition of A0h is for bank 1 of DRAM controller. The memory space of bank 0 is from 00000h to 7FFFFh, the DRAM memory block size is programmable. User can program the register A2h (LMCS) to select memory block size 64k or 128k or 256k or 512k bytes.

The memory space of bank 1 is from 80000h to FFFFh. User can configure the register A0h (UMCS) to select the memory block size 64k or 128k or 256k or 512k bytes.

The address mapping of	MA8 – MA0 & Row	, Column signals :

DRAM Address	Row Address Mapping	Column Address Mapping
MA0(A1)	A1	A2
MA1(A3)	A3	A4
MA2(A5)	A5	A6
MA3(A7)	A7	A8
MA4(A9)	A9	A10
MA5(A11)	A11	A12
MA6(A13)	A13	A14
MA7(A15)	A15	A16
MA8(A17)	A17	A18

BANK 0	RASO (Pin 58)	UCAS (Pin 51)	TCAS (Pin 68)	WE (Pin 5)	OE (Pin 6)
BANK 1	RAS1 (Pin 69)	UCAS (Pin 51)	TCAS (Pin 68)	WE (Pin 5)	OE (Pin 6)

^{***} The pin number is for PQFP configuration ***

20.1 Programmable Read/ Write Cycle Time

The DRAM Controller read/write cycle depends on the external wait-state signal (ARDY or SRDY) and the bit 0 and bit 1 of the register A0h and A2h.

The wait-state of bank 1 is default 3 wait-states. It should to program the wait-state bits for bank 0 after reset the CPU.

20.2 Programmable refresh control

The DRAM controller provides Self-refresh or CAS before RAS refresh control. The hardware will auto stop the self-refresh operation when the controller accesses the DRAM data during the DRAM in self-refresh mode.


During a refresh cycle the AD bus will drive the address to FFFFFh and the \overline{UCS} signal will not assert. The CPU will enter idle-state, the idle clock cycles is 7 clocks, during a refresh cycle. If two banks of DRAM are being used in a system then both banks will be refreshed at the same time.



The reload counter (E2h) should be set more than 12h. User should base on the system clock to configure the reload value, the normal refresh rate on a DRAM is 15.6us. It will start the refresh counter when enable the EN bit (bit 15 of E4h).


Reference wait-state & refresh counter value.

System clock	DRAM Speed	Wait-State	Refresh Cycle clocks	Refresh Reload Counter Value
25 MHz	70ns	0	7	186h
33MHz	70ns	1	7	203h
	60ns	0	7	203h
40MHz	70ns	2	7	270h
	60ns	1	7	270h
	50ns	0	7	270h
	40ns	0	7	270h



Bit 15-11 : Reserved

Bit 10-0: RC14-RC0, Refresh Counter Reload Value. The counter value should be set more than 12h.



Bit 15: EN, Set to 1 to enable refresh counter unit. This bit will be cleared to 0 after hardware reset.

Bit 14-0: T14-T0, Refresh Count. Read only bits and these bits present value of the down counter which triggers refresh requests.



21. INSTUCTION SET OPCODES AND CLOCK CYCLES

Function		For	rmat	Clocks	Notes
DATA TRANSFER INSTRUCTIONS	•				
MOV = Move					
register to register/memory	1000100w	mod reg r/m		1/1	
register/memory to register	1000101w	mod reg r/m		1/6	
immediate to register/memory	1100011w	mod 000 r/m	data data if w=	1 1/1	
immediate to register	1011w reg	data	data if w=1	1	
memory to accumulator	1010000w	addr-low	addr-high	6	
accumulator to memory	1010001w	addr-low	addr-high	1	
register/memory to segment register	10001110	mod 0 reg r/m		3/8	
segment register to register/memory	10001100	mod 0 reg r/m		2/2	
PUSH = Push	<u>-</u>		_		
memory	11111111	mod 110 r/m	\neg	8	
register	01010 reg			3	
segment register	000reg110			2	
immediate	011010s0	data	data if s=0	1	
$\mathbf{POP} = \mathbf{Pop}$		-			
memory	10001111	mod 000 r/m		8	
register	01011 reg			6	
segment register	000 reg 111	(reg≠01)		8	
PUSHA = Push all	01100000	(108 / 01)		36	
POPA = Pop all	01100001	-		44	
XCHG = Exchange	01100001	_		77	
register/memory	1000011w	mod reg r/m		3/8	
register with accumulator	10010 reg	iniou reg 1/111		3/8	
XTAL = Translate byte to AL	11010111	-		10	
IN = Input from	11010111			10	
fixed port	1110010w	nort		12	
variable port	1110010w	port		12	
OUT = Output from	1110110W	J		12	
fixed port	1110010w	nort		12	
variable port	1110010w	port		12	
LEA = Load EA to register	10001101	mod rog r/m		1	
I -		mod reg r/m	(··· - 1 - / 11)		
LDS = Load pointer to DS	11000101	mod reg r/m	(mod ≠ 11)	14	
LES = Load pointer to ES	11000100	mod reg r/m	$(\text{mod} \neq 11)$	14	
ENTER = Build stack frame	11001000	data-low	data-high L		
L=0				7	
L = 1				11	
L>1		7		11+10(L-1)	
LEAVE = Tear down stack frame	11001001	4		7	
LAHF = Load AH with flags	10011111	4		2	
SAHF = Store AH into flags	10011110	4		2	
PUSHF = Push flags	10011100	4		2	
POPF = Pop flags	10011101			11	
ARITHMETIC INSTRUCTIONS					
ADD = Add			<u></u>		
reg/memory with register to either	000000dw	mod reg r/m		1/7	
immediate to register/memory	100000sw	mod 000 r/m	data data if sw=		
immediate to accumulator	0000010w	data	data if w=1	1	



Function		For	mat		Clocks	Notes
ADC = Add with carry	•					
reg/memory with register to either	000100dw	mod reg r/m			1/7	
immediate to register/memory	100000sw	mod 010 r/m	data	data if sw=01	1/8	
immediate to accumulator	0001010w	data	data if w=1		1	
INC = Increment	<u> </u>					
register/memory	11111111w	mod 000 r/m			1/8	
register	01000 reg		_		1	
SUB = Subtract						
reg/memory with register to either	001010dw	mod reg r/m			1/7	
immediate from register/memory	100000sw	mod 101 r/m	data	data if sw=01	1/8	
immediate from accumulator	0001110w	data	data if w=1		1	
SBB = Subtract with borrow			_			
reg/memory with register to either	000110dw	mod reg r/m			1/7	
immediate from register/memory	100000sw	mod 011 r/m			1/8	
immediate from accumulator	0001110w	data	data if w=1		1	
DEC = Decrement			_			
register/memory	11111111w	mod 001 r/m			1/8	
register	01001 reg				1	
NEG = Change sign			_			
register/memory	1111011w	mod reg r/m	╛		1/8	
CMP = Compare			7			
register/memory with register	0011101w	mod reg r/m			1/7	
register with register/memory	0011100w	mod reg r/m			1/7	
immediate with register/memory	100000sw	mod 111 r/m	data	data if sw=01	1/7	
immediate with accumulator	0011110w	data	data if w=1	_	1	
MUL = multiply (unsigned)	1111011w	mod 100 r/m				
register-byte			_		13	
register-word					21	
memory-byte					18	
memory-word			_		26	
IMUL = Integer multiply (signed)	1111011w	mod 101 r/m				
register-byte					16	
register-word					24	
memory-byte					21	
memory-word	011010 1	T , ,	T.	1. 10. 0	29	
register/memory multiply immediate (signed)	011010s1	mod reg r/m	data	data if s=0	23/28	
DIV = Divide (unsigned)	1111011W	mod 110 r/m				
register-byte			_		18	
register-word					26	
memory-byte					23	
memory-word			<u></u>		31	
IDIV = Integer divide (signed)	1111011w	mod 111 r/m				
register-byte					18	
register-word					26	
memory-byte					23	
memory-word					31	
AAS = ASCII adjust for subtraction	00111111				3	
DAS = Decimal adjust for subtraction	00101111				2	
AAA = ASCII adjust for addition	00110111				3	
DAA = Decimal adjust for addition	00100111				2	
AAD = ASCII adjust for divide	11010101	00001010			14	
AAM = ASCII adjust for multiply	11010100	00001010			15	
CBW = Corrvert byte to word	10011000				2	
CWD = Convert word to double-word	10011001				2	



Function		For	mat		Clocks	Notes
BIT MANIPULATION INSTRUCTUIONS						
NOT = Invert register/memory	1111011w	mod 010 r/m	7		1/7	
AND = And			_			
reg/memory and register to either	001000dw	mod reg r/m	7		1/7	
immediate to register/memory	1000000w	mod 100 r/m	data	data if w=1	1/8	
immediate to accumulator	0010010w	data	data if w=1		1	
$\mathbf{OR} = \mathbf{Or}$						
reg/memory and register to either	000010dw	mod reg r/m	7		1/7	
immediate to register/memory	1000000w	mod 001 r/m	data	data if w=1	1/8	
immediate to accumulator	0000110w	data	data if w=1		1	
XOR = Exclusive or				_		
reg/memory and register to either	001100dw	mod reg r/m			1/7	
immediate to register/memory	1000000w	mod 110 r/m	data	data if w=1	1/8	
immediate to accumulator	0011010w	data	data if w=1		1	
TEST = And function to flags, no result						
register/memory and register	1000010w	mod reg r/m	7		1/7	
immediate data and register/memory	1111011w	mod 000 r/m	data	data if w=1	1/8	
immediate data and accumulator	1010100w	data	data if w=1		1	
Sifts/Rotates				_		
register/memory by 1	1101000w	mod TTT r/m			2/8	
register/memory by CL	1101001w	mod TTT r/m			1+n / 7+n	
register/memory by Count	1100000w	mod TTT r/m	count		1+n / 7+n	
				_		
STRING MANIPULATION INSTRUCTIONS		<u></u>				
MOVS = Move byte/word	1010010w				13	
INS = Input byte/word from DX port	0110110w				13	
OUTS = Output byte/word to DX port	0110111w				13	
CMPS = Compare byte/word	1010011w				18	
SCAS = Scan byte/word	101011w				13	
LODS = Load byte/word to AL/AX	1010110w				13	
STOS = Store byte/word from AL/AX	1010101w				7	
Repeated by count in CX:			_			
MOVS = Move byte/word	11110010	1010010w			4+9n	
INS = Input byte/word from DX port	11110010	0110110w			5+9n	
OUTS = Output byte/word to DX port	11110010	0110111w			5+9n	
CMPS = Compare byte/word	1111011z	1010011w			4+18n	
SCAS = Scan byte/word	1111001z	1010111w			4+13n	
LODS = Load byte/word to AL/AX	11110010	0101001w			3+9n	
STOS = Store byte/word from AL/AX	11110100	0101001w	J		4+3n	
PROGRAM TRANSFER INSTRUCTIONS						
Conditional Transfers — jump if:	01110100	11.	7		1/0	
JE/JZ = equal/zero	01110100	disp	4		1/9	
JL/JNGE = less/not greater or equal	011111100	disp	4		1/9	
JLE/JNG = less or equal/not greater	01111110	disp			1/9	
JC/JB/JNAE = carry/below/not above or equal	01110010	disp	4		1/9	
JBE/JNA = below or equal/not above	01110110	disp			1/9	
JP/JPE = parity/parity even	01111010	disp	4		1/9	
JO = overflow	01110000	disp	4		1/9	
JS = sign	01111000	disp	4		1/9	
JNE/JNZ = not equal/not zero	01110101	disp	4		1/9	
JNL/JGE = not less/greater or equal	01111101	disp	4		1/9	
JNLE/JG = not less or equal/greater	01111111	disp	4		1/9	
JNC/JNB/JAE = not carry/not below	01110011	disp	J		1/9	
/above or equal	01110111	diam	7		1 /0	
JNBE/JA = not below or equal/above	01110111	disp	4		1/9	
JNP/JPO = not parity/parity odd	01111011	disp	4		1/9	
JNO = not overflow	01110001	disp	4		1/9	
JNS = not sign	01111001	disp	1		1/9	



Function		For	mat	Clocks	Notes
Unconditional Transfers	•				
CALL = Call procedure					
direct within segment	11101000	disp-low	disp-high	11	
reg/memory indirect within segment	11111111	mod 010 r/m		12/17	
indirect intersegment	11111111	mod 011 r/m	$(\text{mod} \neq 11)$	25	
direct intersegment	10011010	segment offset		18	
		selector			
RET = Retum from procedure					
within segment	11000011	٦		16	
within segment adding immed to SP	11000011	data-low	data-high	16	
intersegment	11000010	data-10w	data-mgn	23	
instersegment adding immed to SP	1001011	data-low	data-high	23	
JMP = Unconditional jump	1001010	data-10w	data-mgn	23	
short/long	11101011	disp-low	7	9/9	
direct within segment	11101011	disp-low	disp-high	9	
reg/memory indirect within segment	111111111	mod 100 r/m	uisp-iiigii	9 11/16	
indirect intersegment	11111111	mod 100 r/m	(mod ?11)	11/10	
direct intersegment	11101010	segment offset	(mod:11)	11	
direct intersegment	11101010	selector		11	
		selector			
Iteration Control					
LOOP = Loop CX times	11100010	disp	7	7/16	
LOOPZ/LOOPE = Loop while zero/equal	11100010	disp	†	7/16	
LOOPNZ/LOOPNE = Loop while not zero/equal		disp	+	7/16 7/16	
$\mathbf{JCXZ} = \mathbf{Jump}$ if $\mathbf{CX} = \mathbf{zero}$	11100001	disp	7	7/15	
	11100011	шэр	J	7713	
Interrupt					
INT = Interrupt					
Type specified	11001101	type	7	41	
Type 3	11001100	-JF -		41	
INTO = Interrupt on overflow	11001110	1		43/4	
BOUND = Detect value out of range	01100010	mod reg r/m	7	21-60	
IRET = Interrupt return	11001111	inou reg i/ in		31	
		_			
PROCESSOR CONTROL INSTRUCTIONS		_			
CLC = clear carry	11111000			2	
CMC = Complement carry	11110101	_		2	
STC = Set carry	11111001	_		2	
CLD = Clear direction	11111100			2	
STD = Set direction	11111101	_		2	
CLI = Clear interrupt	11111010	_		5	
STI = Set interrupt	11111011			5	
HLT = Halt	11110100			1	
WAIT = Wait	10011011			1	
LOCK = Bus lock prefix	11110000		_	1	
ESC = Math coprocessor escape	11011MMM	mod PPP r/m		1	
NOP = No operation	10010000			1	
SECMENT OVERDIDE DREEN					
SEGMENT OVERRIDE PREFIX	00101110	٦		2	
CS	00101110	4		2	
SS	00110110	1		2	
DS	00111110	4		2	
ES	00100110			2	



21.1 R8822 Execution Timings

The above instruction timing represent the minimum execution time in clock cycles for each instruction. The timings given are based on the following assumptions:

- 1. The opcode, along with and data or displacement required for execution, has been prefetched and resides in the instruction queue at the time is needed.
- 2. No wait states or bus HOLDs occur.
- 3. All word -data is located on even-address boundaries.
- 4. One RISC micro operation(uOP) maps one cycle(according the pipeline stages described below), except the following case:

Pipeline Stages for single micro operation(one cycle):

Fetch
$$\rightarrow$$
 Decode \rightarrow op_r \rightarrow ALU \rightarrow WB (For ALU function u OP)

Fetch \rightarrow Decode \rightarrow EA \rightarrow Access \rightarrow WB (For Memory function u OP)

4.1 Memory read uOP need 6 cycles for bus.

Pipeline stages for *Memory read uOP*(6 cycles):

Fetch
$$\rightarrow$$
 Decode \rightarrow EA \rightarrow Access \rightarrow Idle \rightarrow T0 \rightarrow T1 \rightarrow T2 \rightarrow T3 \rightarrow WB

Bus Cycle

4.2 Memory push uOP need 1 cycle if it has no previous Memory push uOP, and 5 cycles if it has previous Memory push or Memory Write uOP.


```
Pipeline stages for Memory push uOP after Memory push uOP (another 5 cycles):

Fetch \rightarrow Decode \rightarrow EA \rightarrow Access \rightarrow Idle \rightarrow T0 \rightarrow T1 \rightarrow T2 \rightarrow T3 \rightarrow WB (1st Memory push uOP)

(2nd uOP) Fetch \rightarrow Decode \rightarrow EA \rightarrow Access \rightarrow Access \rightarrow Access \rightarrow Access \rightarrow Access \rightarrow Access \rightarrow Idle \rightarrow T0 \rightarrow T1 \rightarrow T2 \rightarrow T3 \rightarrow WB

pipeline stall
```

- 4.3 MUL uOP and DIV of ALU function uOP for 8 bits operation need both 8 cycles, for 16 bits operation need both 16 cycles.
- 4.4 All jumps, calls, ret and loopXX instructions required to fetch the next instruction for the destination address(*Unconditional Fetch uOP*) will need 9 cycles.



Note: op_r: operand read stage, EA: Calculate Effective Address stage, Idle: Bus Idle stage, T0..T3: Bus T0..T3 stage, Access: Access data from cache memory stage.



22. DC Characteristics

Absolute Maximum Rating

Symbol	Rating	Commercial	Unit	Note
	Terminal Voltage with Respect To GND	-0.5 to Vcc+0.5 V	V	
Ta	Operating Temperature	0 to +70	Centigrade	
Pt	Power Dissipation	1.5	W	

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	
Vcc	Supply Voltage	4.75	5	5.25	V	
GND	Ground	0	0	0	V	
Vih	Input High Voltage(1)	2.0		Vcc+0.5	V	
Vih1	Input High Voltage(RES)	3		Vcc+0.5	V	
Vih2	Input High Voltage (X1)	3		Vcc+0.5	V	
Vil	Input Low voltage	-0.5	0	0.8	V	

Note 1:RES,X1 pins not included

DC Electrical Characteristics


Symbol	Parameter	Test Condition	Min	Max	Unit
Ili	Input Leakage Current	Vcc=Vmax Vin=GND to Vmax	-10	10	uA
Ili(with 10K pull R)	Input Leakage Current With Pull_R 10K enable	Vcc=Vmax Vin=GND to Vmax	-400	400	uA
Ili(with 50K pull R)	Input Leakage Current With Pull_R 50K	Vcc=Vmax Vin=GND to Vmax	-120	120	uA
Ilo	Output Leakage Current	Vcc=Vmax Vin=GND to Vmax	-10	10	uA
VOL	Output Low Voltage	Iol=6mA, Vcc=Vmin.		0.4	V
VOH	Output High Voltagr	Ioh=-6mA, Vcc=Vmin.	2.4		V
Icc	Max Operating Current	Vcc=5.25V 40MHz		140	ma

Note1:Vmax=5.25V Vmin=4.75V



Symbol	Parameter	Min.	Max.	Unit	Note
Fmax	Max operation clock frequency	0	40	Mhz	Vcc+-5%

23. AC Characteristics






No.	Description	MIN	MAX	Unit
1	CLKOUTA high to A Address Valid	0	12	ns
2	A address valid to RD low	1.5T-9		ns
3	S6 active delay	0	15	ns
4	S6 inactive delay	0	15	ns
5	AD address Valid Delay	0	12	ns
6	Address Hold	0	12	ns
7	Data in setup	5		ns
8	Data in Hold	2		ns
9	ALE active delay	0	12	ns
10	ALE inactive delay	0	12	ns
11	Address Valid after ALE inactive	T/2-5		ns
12	ALE width	T-5		ns
13	RD active delay	0	12	ns
14	RD Pulse Width	2T-10		ns
15	RD inactive delay	0	12	ns
16	CLKOUTA HIGH to LCS UCS valid	0	15	ns
17	UCS,LCS inactive delay	0	15	ns
18	PCS, MCS active delay	0	15	ns
19	PCS, MCS inactive delay	0	15	ns
20	DEN active delay	0	15	ns
21	DEN inactive delay	0	15	ns
22	DTR active delay	0	15	ns
23	DTR inactive delay	0	15	ns
24	Status active delay	0	15	ns
25	Status inactive delay	0	15	ns
26	UZI active delay	0	15	ns
27	UZI inactive delay	0	15	ns

^{1.} T means a clock period time


^{2.} All timing parameters are measured at 1.5V with 50 PF loading on CLKOUTA

All output test conditions are with CL=50 pF






No.	Description	MIN	MAX	Unit
1	CLKOUTA high to A Address Valid	0	12	ns
2	A address valid to WR low	1.5T-9		ns
3	S6 active delay	0	15	ns
4	S6 inactive delay	0	15	ns
5	AD address Valid Delay	0	12	ns
6	Address Hold			ns
7	ALE active delay	0	12	ns
8	ALE width	T-10		ns
9	ALE inactive delay	0	12	ns
10	Address valid after ALE inactive	1/2T-5		ns
11	WR active delay	0	12	ns
12	WR pulse width	2T-10		ns
13	WR inactive delay	0	12	ns
14	WHB, WLB active delay	0	15	ns
15	WHB, WLB inactive delay	0	15	ns
16	BHE active delay	0	15	ns
17	BHE inactive delay	0	15	ns
18	CLKOUTA high to UCS, LCS valid	0	15	ns
19	UCS, LCS inactive delay	0	15	ns
20	PCS, MCS active delay	0	15	ns
21	PCS, MCS inactive delay	0	15	ns
22	DEN active delay	0	15	ns
23	DEN inactive delay	0	15	ns
24	DTR active delay	0	15	ns
25	DTR inactive delay	0	15	ns
26	Status active delay	0	15	ns
27	Status inactive delay	0	15	ns
28	UZI active delay	0	15	ns
29	UZI inactive delay	0	15	ns




^{*} The source-synchronized transfer is not followed immediately by another DMA transfer

No.	Description	MIN	MAX	Unit
1	DRQ is confirmed time	5		ns




^{*} The source-synchronized transfer is followed immediately by another DMA transfer


No.	Description	MIN	MAX	Unit
1	DRO is confirmed time	2	0	ns




No.	Description	MIN	MAX	Unit
1	HOLD setup time	5	0	ns
2	HLDA Valid Delay	0	15	ns
3	HOLD hold time	2	0	ns
4	HLDA Valid Delay	0	15	ns




No.	Description	MIN	MAX	Unit
1	ARDY Resolution Transition setup time	5	0	ns
2	ARDY active hold time	5	0	ns



No.	Description	MIN	MAX	Unit
1	SRDY transition setup time	5	0	ns
2	SRDY transition hold time	5	0	ns




No.	Description	MIN	MAX	Unit
1	CLKOUTA low to A Address Valid	0	12	ns
2	Data setup time	5		ns
3	Data hold time	2		ns
4	CLKOUTA high to Row address valid	0	12	ns
5	CLKOUTA low to Column address valid	0	12	ns
6	CLKOUTA low to \overline{RAS} active	3	12	ns
7	CLKOUTA high to \overline{RAS} inactive	3	12	ns
8	CLKOUTA high to \overline{CAS} active	3	12	ns
9	CLKOUTA low to \overline{CAS} inactive	3	12	ns
10	CLKOUTA low to \overline{RD} active	0	12	ns
11	CLKOUTA low to RD inactive	0	12	ns




No.	Description	MIN	MAX	Unit
1	CLKOUTA low to A Address Valid	0	12	ns
2	Data setup time	5		ns
3	Data hold time	2		ns
4	CLKOUTA high to Row address valid	0	12	ns
5	CLKOUTA low to Column address valid	0	12	ns
6	CLKOUTA low to \overline{RAS} active	3	12	ns
7	CLKOUTA high to \overline{RAS} inactive	3	12	ns
8	CLKOUTA high to \overline{CAS} active	3	12	ns
9	CLKOUTA low to \overline{CAS} inactive	3	12	ns
10	CLKOUTA low to RD active	0	12	ns
11	CLKOUTA low to RD inactive	0		ns






No.	Description	MIN	MAX	Unit
1	CLKOUTA low to A Address Valid	0	12	ns
2	CLKOUTA low to A Data Valid	0	12	ns
3	CLKOUTA high to Row address valid	0	12	ns
4	CLKOUTA low to Column address valid	0	12	ns
5	CLKOUTA low to \overline{RAS} active	3	12	ns
6	CLKOUTA high to \overline{RAS} inactive	3	12	ns
7	CLKOUTA high to \overline{CAS} active	3	12	ns
8	CLKOUTA low to \overline{CAS} inactive	3	12	ns
9	CLKOUTA low to WR active	0	12	ns
10	CLKOUTA low to WR inactive	0	12	ns





No.	Description	MIN	MAX	Unit
1	CLKOUTA low to A Address Valid	0	12	ns
2	CLKOUTA low to A Data Valid	0	12	ns
3	CLKOUTA high to Row address valid	0	12	ns
4	CLKOUTA low to Column address valid	0	12	ns
5	CLKOUTA low to \overline{RAS} active	3	12	ns
6	CLKOUTA high to \overline{RAS} inactive	3	12	ns
7	CLKOUTA high to \overline{CAS} active	3	12	ns
8	CLKOUTA low to \overline{CAS} inactive	3	12	ns
9	CLKOUTA low to WR active	0	12	ns
10	CLKOUTA low to WR inactive	0	12	ns








No.	Description	MIN	MAX	Unit
1	CLKOUTA high to Data drive FFFF	0	12	ns
2	CLKOUTA high to Row address valid	0	12	ns
3	CLKOUTA low to Column address valid	0	12	ns
4	CLKOUTA high to \overline{RAS} active	3	12	ns
5	CLKOUTA low to \overline{RAS} inactive	3	12	ns
6	CLKOUTA high to \overline{CAS} active	3	12	ns
7	CLKOUTA low to \overline{CAS} inactive	3	12	ns
8	CLKOUTA low to RD active	0	12	ns
9	CLKOUTA low to \overline{RD} inactive	0	12	ns




24. PACKAGE INFORMATION (PQFP)












(LQFP)







UNIT:mm



25. Revision History

Rev.	Date	History
1.0	2000/7/31	Draft
1.1	2001/5/17	Formal release
1.2	2001/8/10	Modify Wait State Description (Page 30)
1.3	2001/11/29	DC Characteristics
1.4	2001/12/25	Modify Oscillator Characteristics
1.5	2002/05/08	Modify Wait State Description