

AMIBIOS8 Check Point and Beep Code List

Version 1.6, Last Updated January 26, 2004



Copyright (c) 2004 American Megatrends, Inc.

All Rights Reserved.

American Megatrends, Inc.

6145-F, Northbelt Parkway

Norcross, GA - 30071, USA

This publication contains proprietary information which is protected by copyright. No part of this publication may be reproduced, transcribed, stored in a retrieval system, translated into any language or computer language, or transmitted in any form whatsoever without the prior written consent of the publisher, American Megatrends, Inc.

American Megatrends, Inc. retains the right to update, change, modify this publication at any time, without notice.

For Additional Information

Call American Megatrends BIOS Sales Department at 1-800-828-9264 for additional information.

Limitations of Liability

In no event shall American Megatrends be held liable for any loss, expenses, or damages of any kind whatsoever, whether direct, indirect, incidental, or consequential, arising from the design or use of this product or the support materials provided with the product.

Limited Warranty

No warranties are made, either express or implied, with regard to the contents of this work, its merchantability, or fitness for a particular use. American Megatrends assumes no responsibility for errors and omissions or for the uses made of the material contained herein or reader decisions based on such use.

Trademark and Copyright Acknowledgments

All product names used in this publication are for identification purposes only and are trademarks of their respective Companies.

Revision Information

Date	Rev	Description of Changes	Editor
7 May 2002	1.0	First Public Release for AMIBIOS8	B. Richardson
8 May 2002	1.1	Added beep code troubleshooting	B. Richardson
		information.	
1 Oct 2002	1.2	Added CPU and ACPI POST codes	D. Holmberg
24 Mar 2003	1.3	Fixed spelling errors. Changed copyrights	B. Richardson
		to 2003.	
9 July 2003	1.4	Added notes concerning checkpoints for	B. Richardson
		specific platforms, option ROMS & other	
		undocumented checkpoints. Remove	
		duplicate definition of E9 & EA.	
10 July 1003	1.5	Define ranges for OEM checkpoints.	B. Richardson
24 Jan 2004	1.6	Expanded beep code listing.	B. Richardson,
			Will Gysin

Copyright 2004 Page 2 of 12



Table of Contents

1	INTR	RODUCTION	4
	1.1	About This Document	4
	1.2	Checkpoints and Beep Codes	4
	1.3	Viewing BIOS Checkpoints	4
2	вос	TBLOCK INITIALIZATION CODE CHECKPOINTS	5
3	воо	TBLOCK RECOVERY CODE CHECKPOINTS	6
4	POS	T CODE CHECKPOINTS	7
5	DIM	CODE CHECKPOINTS	9
6	ACP	I RUNTIME CHECKPOINTS	11
7	BEE	P CODES	12
	7.1	Boot Block Beep Codes	12
	7.2	POST BIOS Beep Codes	12

Copyright 2004 Page **3 of 12**



1 Introduction

1.1 About This Document

This document lists checkpoints and beep codes generated by AMIBIOS. This document was last revised at the release of AMIBIOS8 Core 8.00.04. This covers AMIBIOS products released before May 2002. The checkpoints defined in this document are inherent to the AMIBIOS generic core, and do not include any chipset or board specific checkpoint definitions.

1.2 Checkpoints and Beep Codes

A checkpoint is either a byte or word value output to I/O port 80h. The BIOS outputs checkpoints throughout bootblock and Power-On Self Test (POST) to indicate the task the system is currently executing. Checkpoints are very useful in aiding software developers or technicians in debugging problems that occur during the pre-boot process.

Beep codes are used by the BIOS to indicate a serious or fatal error to the end user. Beep codes are used when an error occurs before the system video has been initialized. Beep codes will be generated by the system board speaker, commonly referred to as the "PC speaker."

1.3 Viewing BIOS Checkpoints



Viewing all checkpoints generated by the BIOS requires a checkpoint card, also referred to as a "POST Card" or "POST Diagnostic Card". These are ISA or PCI add-in cards that show the value of I/O port 80h on a LED display. Checkpoint cards are available through a variety of computer mail-order outlets.

Some computers using AMIBIOS display checkpoints in the bottom right corner of the screen during POST. This display method is limited, since it only displays checkpoints that occur after the video card has been activated.

Keep in mind that not all computers using AMIBIOS enable this feature. In most cases, a checkpoint card is the best tool for viewing AMIBIOS checkpoints.



Copyright 2004 Page 4 of 12



2 Bootblock Initialization Code Checkpoints

The Bootblock initialization code sets up the chipset, memory and other components before system memory is available. The following table describes the type of checkpoints that may occur during the bootblock initialization portion of the BIOS¹:

Checkpoint	Description
Before D1	Early chipset initialization is done. Early super I/O initialization is done
	including RTC and keyboard controller. NMI is disabled.
D1	Perform keyboard controller BAT test. Check if waking up from power
	management suspend state. Save power-on CPUID value in scratch CMOS.
D0	Go to flat mode with 4GB limit and GA20 enabled. Verify the bootblock checksum.
D2	Disable CACHE before memory detection. Execute full memory sizing
	module. Verify that flat mode is enabled.
D3	If memory sizing module not executed, start memory refresh and do
	memory sizing in Bootblock code. Do additional chipset initialization. Re-
	enable CACHE. Verify that flat mode is enabled.
D4	Test base 512KB memory. Adjust policies and cache first 8MB. Set stack.
D5	Bootblock code is copied from ROM to lower system memory and control is
	given to it. BIOS now executes out of RAM.
D6	Both key sequence and OEM specific method is checked to determine if BIOS
	recovery is forced. Main BIOS checksum is tested. If BIOS recovery is
	necessary, control flows to checkpoint EO. See Bootblock Recovery Code
	Checkpoints section of document for more information.
D7	Restore CPUID value back into register. The Bootblock-Runtime interface
	module is moved to system memory and control is given to it. Determine
	whether to execute serial flash.
D8	The Runtime module is uncompressed into memory. CPUID information is
	stored in memory.
D9	Store the Uncompressed pointer for future use in PMM. Copying Main BIOS
	into memory. Leaves all RAM below 1MB Read-Write including E000 and
	F000 shadow areas but closing SMRAM.
DA	Restore CPUID value back into register. Give control to BIOS POST
	(ExecutePOSTKernel). See POST Code Checkpoints section of document for
F4 F0	more information.
E1-E8	OEM memory detection/configuration error. This range is reserved for
EC-EE	chipset vendors & system manufacturers. The error associated with this
	value may be different from one platform to the next.

Copyright 2004 Page **5 of 12**

¹ Please note that checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.



3 Bootblock Recovery Code Checkpoints

The Bootblock recovery code gets control when the BIOS determines that a BIOS recovery needs to occur because the user has forced the update or the BIOS checksum is corrupt. The following table describes the type of checkpoints that may occur during the Bootblock recovery portion of the BIOS²:

Checkpoint	Description
E0	Initialize the floppy controller in the super I/O. Some interrupt vectors are
	initialized. DMA controller is initialized. 8259 interrupt controller is
	initialized. L1 cache is enabled.
E9	Set up floppy controller and data. Attempt to read from floppy.
EA	Enable ATAPI hardware. Attempt to read from ARMD and ATAPI CDROM.
EB	Disable ATAPI hardware. Jump back to checkpoint E9.
EF	Read error occurred on media. Jump back to checkpoint EB.
F0	Search for pre-defined recovery file name in root directory.
F1	Recovery file not found.
F2	Start reading FAT table and analyze FAT to find the clusters occupied by the
	recovery file.
F3	Start reading the recovery file cluster by cluster.
F5	Disable L1 cache.
FA	Check the validity of the recovery file configuration to the current
	configuration of the flash part.
FB	Make flash write enabled through chipset and OEM specific method. Detect
	proper flash part. Verify that the found flash part size equals the recovery
	file size.
F4	The recovery file size does not equal the found flash part size.
FC	Erase the flash part.
FD	Program the flash part.
FF	The flash has been updated successfully. Make flash write disabled.
	Disable ATAPI hardware. Restore CPUID value back into register. Give
	control to F000 ROM at F000:FFF0h.

Copyright 2004 Page 6 of 12

² Please note that checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.



4 POST Code Checkpoints

The POST code checkpoints are the largest set of checkpoints during the BIOS preboot process. The following table describes the type of checkpoints that may occur during the POST portion of the BIOS³:

Checkpoint	Description
03	Disable NMI, Parity, video for EGA, and DMA controllers. Initialize BIOS,
	POST, Runtime data area. Also initialize BIOS modules on POST entry and
	GPNV area. Initialized CMOS as mentioned in the Kernel Variable
	"wCMOSFlags."
04	Check CMOS diagnostic byte to determine if battery power is OK and CMOS
	checksum is OK. Verify CMOS checksum manually by reading storage area.
	If the CMOS checksum is bad, update CMOS with power-on default values
	and clear passwords. Initialize status register A.
	Initializes data variables that are based on CMOS setup questions.
	Initializes both the 8259 compatible PICs in the system
05	Initializes the interrupt controlling hardware (generally PIC) and interrupt
	vector table.
06	Do R/W test to CH-2 count reg. Initialize CH-0 as system timer. Install the
	POSTINT1Ch handler. Enable IRQ-0 in PIC for system timer interrupt.
	Traps INT1Ch vector to "POSTINT1ChHandlerBlock."
08	Initializes the CPU. The BAT test is being done on KBC. Program the
	keyboard controller command byte is being done after Auto detection of
	KB/MS using AMI KB-5.
CO	Early CPU Init Start Disable Cache - Init Local APIC
C1	Set up boot strap processor Information
C2	Set up boot strap processor for POST
C5	Enumerate and set up application processors
C6	Re-enable cache for boot strap processor
C7	Early CPU Init Exit
0A	Initializes the 8042 compatible Key Board Controller.
0B	Detects the presence of PS/2 mouse.
0C	Detects the presence of Keyboard in KBC port.
0E	Testing and initialization of different Input Devices. Also, update the
	Kernel Variables.
	Traps the INT09h vector, so that the POST INT09h handler gets control for
	IRQ1. Uncompress all available language, BIOS logo, and Silent logo
	modules.
13	Early POST initialization of chipset registers.
24	Uncompress and initialize any platform specific BIOS modules.
30	Initialize System Management Interrupt.
2A	Initializes different devices through DIM.
	See DIM Code Checkpoints section of document for more information.
2C	Initializes different devices. Detects and initializes the video adapter
	installed in the system that have optional ROMs.
2E	Initializes all the output devices.
31	Allocate memory for ADM module and uncompress it. Give control to ADM

³ Please note that checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.

Copyright 2004 Page **7 of 12**



	wiegatiends
	module for initialization. Initialize language and font modules for ADM. Activate ADM module.
33	Initializes the silent boot module. Set the window for displaying text information.
37	Displaying sign-on message, CPU information, setup key message, and any
	OEM specific information.
38	Initializes different devices through DIM. See <i>DIM Code Checkpoints</i> section of document for more information.
39	Initializes DMAC-1 & DMAC-2.
3A	Initialize RTC date/time.
3B	Test for total memory installed in the system. Also, Check for DEL or ESC
	keys to limit memory test. Display total memory in the system.
3C	Mid POST initialization of chipset registers.
40	Detect different devices (Parallel ports, serial ports, and coprocessor in CPU, etc.) successfully installed in the system and update the BDA, EBDAetc.
50	Programming the memory hole or any kind of implementation that needs an adjustment in system RAM size if needed.
52	Updates CMOS memory size from memory found in memory test. Allocates memory for Extended BIOS Data Area from base memory.
60	Initializes NUM-LOCK status and programs the KBD typematic rate.
75	Initialize Int-13 and prepare for IPL detection.
78	Initializes IPL devices controlled by BIOS and option ROMs.
7A	Initializes remaining option ROMs.
7C	Generate and write contents of ESCD in NVRam.
84	Log errors encountered during POST.
85	Display errors to the user and gets the user response for error.
87	Execute BIOS setup if needed / requested.
8C	Late POST initialization of chipset registers.
8D	Build ACPI tables (if ACPI is supported)
8E	Program the peripheral parameters. Enable/Disable NMI as selected
90	Late POST initialization of system management interrupt.
A0	Check boot password if installed.
A1	Clean-up work needed before booting to OS.
A2	Takes care of runtime image preparation for different BIOS modules. Fill
	the free area in F000h segment with 0FFh. Initializes the Microsoft IRQ
	Routing Table. Prepares the runtime language module. Disables the
	system configuration display if needed.
A4	Initialize runtime language module.
Α7	Displays the system configuration screen if enabled. Initialize the CPU's
	before boot, which includes the programming of the MTRR's.
A8	Prepare CPU for OS boot including final MTRR values.
Α9	Wait for user input at config display if needed.
AA	Uninstall POST INT1Ch vector and INT09h vector. Deinitializes the ADM module.
AB	Prepare BBS for Int 19 boot.
AC	End of POST initialization of chipset registers.
B1	Save system context for ACPI.
00	Passes control to OS Loader (typically INT19h).
61-70	OEM POST Error. This range is reserved for chipset vendors & system manufacturers. The error associated with this value may be different from one platform to the next.
L	

Copyright 2004 Page 8 of 12



5 DIM Code Checkpoints

The Device Initialization Manager (DIM) gets control at various times during BIOS POST to initialize different system busses. The following table describes the main checkpoints where the DIM module is accessed⁴:

Checkpoint	Description
2A	Initialize different buses and perform the following functions: Reset, Detect, and Disable (function 0); Static Device Initialization (function 1); Boot Output Device Initialization (function 2). Function 0 disables all device nodes, PCI devices, and PnP ISA cards. It also assigns PCI bus numbers. Function 1 initializes all static devices that include manual configured onboard peripherals, memory and I/O decode windows in PCI-PCI bridges, and noncompliant PCI devices. Static resources are also reserved. Function 2 searches for and initializes any PnP, PCI, or AGP video devices.
38	Initialize different buses and perform the following functions: Boot Input Device Initialization (function 3); IPL Device Initialization (function 4); General Device Initialization (function 5). Function 3 searches for and configures PCI input devices and detects if system has standard keyboard controller. Function 4 searches for and configures all PnP and PCI boot devices. Function 5 configures all onboard peripherals that are set to an automatic configuration and configures all remaining PnP and PCI devices.

While control is in the different functions, additional checkpoints are output to port 80h as a word value to identify the routines under execution. The low byte value indicates the main POST Code Checkpoint. The high byte is divided into two nibbles and contains two fields. The details of the high byte of these checkpoints are as follows:

HIGH BYTE XY

The upper nibble 'X' indicates the function number that is being executed. 'X' can be from 0 to 7.

0 = func#0, disable all devices on the BUS concerned.

1 = func#1, static devices initialization on the BUS concerned.

2 = func#2, output device initialization on the BUS concerned.

3 = func#3, input device initialization on the BUS concerned.

4 = func#4, IPL device initialization on the BUS concerned.

5 = func#5, general device initialization on the BUS concerned.

Copyright 2004 Page **9 of 12**

⁴ Please note that checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.



- 6 = func#6, error reporting for the BUS concerned.
- 7 = func#7, add-on ROM initialization for all BUSes.
- 8 = func#8, BBS ROM initialization for all BUSes.

The lower nibble 'Y' indicates the BUS on which the different routines are being executed. 'Y' can be from 0 to 5.

- 0 = Generic DIM (Device Initialization Manager).
- 1 = On-board System devices.
- 2 = ISA devices.
- 3 = EISA devices.
- 4 = ISA PnP devices.
- 5 = PCI devices.

Copyright 2004 Page 10 of 12



6 ACPI Runtime Checkpoints

ACPI checkpoints are displayed when an ACPI capable operating system either enters or leaves a sleep state. The following table describes the type of checkpoints that may occur during ACPI sleep or wake events⁵:

Checkpoint	Description
AC	First ASL check point. Indicates the system is running in ACPI mode.
AA	System is running in APIC mode.
01, 02, 03, 04, 05	Entering sleep state S1, S2, S3, S4, or S5.
10, 20, 30, 40, 50	Waking from sleep state S1, S2, S3, S4, or S5.

Copyright 2004 Page 11 of 12

⁵ Please note that checkpoints may differ between different platforms based on system configuration. Checkpoints may change due to vendor requirements, system chipset or option ROMs from add-in PCI devices.



7 Beep Codes

7.1 Boot Block Beep Codes

Number of Beeps	Description
1	Insert diskette in floppy drive A:
2	'AMIBOOT.ROM' file not found in root directory of diskette in A:
3	Base Memory error
4	Flash Programming successful
5	Floppy read error
6	Keyboard controller BAT command failed
7	No Flash EPROM detected
8	Floppy controller failure
9	Boot Block BIOS checksum error
10	Flash Erase error
11	Flash Program error
12	'AMIBOOT.ROM' file size error
13	BIOS ROM image mismatch (file layout does not match image present in flash device)

7.2 POST BIOS Beep Codes

Number of Beeps	Description
1	Memory refresh timer error.
2	Parity error in base memory (first 64KB block)
3	Base memory read/write test error
4	Motherboard timer not operational
5	Processor error
6	8042 Gate A20 test error (cannot switch to protected mode)
7	General exception error (processor exception interrupt error)
8	Display memory error (system video adapter)
9	AMIBIOS ROM checksum error
10	CMOS shutdown register read/write error
11	Cache memory test failed

7.2.1 Troubleshooting POST BIOS Beep Codes

Number of Beeps	Troubleshooting Action	
1, 2 or 3	Reseat the memory, or replace with known good modules.	
4-7, 9-11	Fatal error indicating a serious problem with the system. Consult your system manufacturer. Before declaring the motherboard beyond all hope, eliminate the possibility of interference by a malfunctioning add-in card. Remove all expansion cards except the video adapter. If beep codes are generated when all other expansion cards are absent, consult your system manufacturer's technical support. If beep codes are not generated when all other expansion cards are absent, one of the add-in cards is causing the malfunction. Insert	
	the cards back into the system one at a time until the problem happens again. This will reveal the malfunctioning card.	
8	If the system video adapter is an add-in card, replace or reseat the video adapter. If the video adapter is an integrated part of the system board, the board may be faulty.	

Copyright 2004 Page 12 of 12