

# Single-Wire-Transceiver


**TLE 6258**

## Preliminary Data Sheet

### 1 Overview

#### 1.1 Features

- Single-wire transceiver, suitable for **LIN** protocol
- Compatible to LIN specification
- Compatible to ISO 9141 functions
- Transmission rate up to 20 kBaud
- Very low current consumption in stand-by mode
- Short circuit proof to ground and battery
- Overtemperature protection



| Type       | Ordering Code | Package   |
|------------|---------------|-----------|
| TLE 6258 G | Q67006-A9469  | P-DSO-8-3 |

### Description

The single-wire transceiver TLE 6258 is a monolithic integrated circuit in a P-DSO-8-3 package. It works as an interface between the protocol controller and the physical bus. The TLE 6258 is especially suitable to drive the bus line in LIN systems in automotive and industrial applications. Further it can be used in standard ISO9141 systems.

In order to reduce the current consumption the TLE 6258 offers a stand-by mode. A wake-up caused by a message on the bus sets the RxD output low until the device is switched to normal operation mode.

The IC is based on the Smart Power Technology SPT® which allows bipolar and CMOS control circuitry in accordance with DMOS power devices existing on the same monolithic circuit.

The TLE 6258 is designed to withstand the severe conditions of automotive applications.

## 1.2 Pin Configuration (top view)




Figure 1: Pinout

## 1.3 Pin Definitions and Functions

| Pin No. | Symbol          | Function  |
|---------|-----------------|---|
| 1       | RxD             | <b>Receive data output</b> ; integrated pull up, LOW in dominant state,                                   |
| 2       | ENN             | <b>Enable not input</b> ; integrated 30 k $\Omega$ pull up, transceiver in normal operation mode when LOW |
| 3       | V <sub>CC</sub> | <b>5V supply input</b> ;  |
| 4       | TxD             | <b>Transmit data input</b> ; integrated pull up, LOW in dominant state                                    |
| 5       | GND             | <b>Ground</b> ;   |
| 6       | Bus             | <b>Bus output/input</b> ; internal 30 k $\Omega$ pull up, LOW in dominant state                           |
| 7       | V <sub>s</sub>  | <b>Battery supply input</b> ;   |
| 8       | n.c.            | not connected   |

### 1.4 Functional Block Diagram





Figure 2: Block Diagram

## 1.5 Application Information



**Figure 3: State Diagram**

For fail safe reasons the TLE6258 has already a pull up resistor of 30kΩ implemented. To achieve the required timings for the dominant to recessive transition of the bus signal an additional external termination resistor of 1kΩ is required. It is recommended to place this resistor in the master node. To avoid reverse currents from the bus line into the battery supply line in case of an unpowered node, it is recommended to place a diode in series to the external pull up. For small systems (low bus capacitance) the EMC performance of the system is supported by an additional capacitor of at least 1nF in the master node (see figure 6, application circuit).

In order to reduce the current consumption the TLE 6258 offers a stand-by mode. This mode is selected by switching the Enable Not (ENN) input high (see figure 3, state diagram). In the stand-by mode a wake-up caused by a message on the bus is indicated by setting the RxD output low. When entering the normal mode this wake-up flag is reset and the RxD output is released to transmit the bus data.

## 2 Electrical Characteristics

### 2.1 Absolute Maximum Ratings

| Parameter | Symbol | Limit Values |      | Unit | Remarks |
|-----------|--------|--------------|------|------|---------|
|           |        | min.         | max. |      |         |

#### Voltages

|  |           |      |                |                    |   |
|--|-----------|------|----------------|--------------------|---|
| Supply voltage                             | $V_{CC}$  | -0.3 | 6              | V                  |   |
| Battery supply voltage                     | $V_S$     | -0.3 | 40             | V                  |   |
| Bus input voltage                          | $V_{bus}$ | -20  | 32             | V                  |   |
| Bus input voltage                          | $V_{bus}$ | -20  | 40             | V                  | $t < 1 \text{ s}$                             |
| Logic voltages at EN, TxD, RxD             | $V_I$     | -0.3 | $V_{CC} + 0.3$ | V                  | $0 \text{ V} < V_{CC} < 5.5 \text{ V}$        |
| Electrostatic discharge voltage at Vs, Bus | $V_{ESD}$ | -4   | 4              | kV                 | human body model (100 pF via 1.5 k $\Omega$ ) |
| Electrostatic discharge voltage            | $V_{ESD}$ | -2   | 2              | kV                 | human body model (100 pF via 1.5 k $\Omega$ ) |
| <b>Temperatures</b>                        |           |      |                |                    |   |
| Junction temperature                       | $T_j$     | -40  | 150            | $^{\circ}\text{C}$ | –   |

*Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.*

## 2.2 Operating Range

| Parameter              | Symbol   | Limit Values |      | Unit | Remarks |
|------------------------|----------|--------------|------|------|---------|
|                        |          | min.         | max. |      |         |
| Supply voltage         | $V_{CC}$ | 4.5          | 5.5  | V    |         |
| Battery Supply Voltage | $V_S$    | 6            | 20   | V    |         |
| Junction temperature   | $T_j$    | - 40         | 150  | °C   | -       |

### Thermal Shutdown (junction temperature)

|                        |            |     |     |     |    |
|------------------------|------------|-----|-----|-----|----|
| Thermal shutdown temp. | $T_{jSD}$  | 150 | 170 | 190 | °C |
| Thermal shutdown hyst. | $\Delta T$ | -   | 10  | -   | K  |

### Thermal Resistances

|                  |             |   |     |     |   |
|------------------|-------------|---|-----|-----|---|
| Junction ambient | $R_{thj-a}$ | - | 185 | K/W | - |
|------------------|-------------|---|-----|-----|---|

### 2.3 Electrical Characteristics

4.5 V <  $V_{CC}$  < 5.5 V; 6.0 V <  $V_S$  < 20 V;  $R_L = 1\text{ k}\Omega$ ;  $V_{ENN} < V_{ENN,ON}$ ;  $-40\text{ }^\circ\text{C} < T_j < 125\text{ }^\circ\text{C}$ ; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

| Parameter | Symbol | Limit Values |      |      | Unit | Remark |
|-----------|--------|--------------|------|------|------|--------|
|           |        | min.         | typ. | max. |      |        |

#### Current Consumption

|                     |            |  |     |     |               |   |
|---------------------|------------|--|-----|-----|---------------|---|
| Current consumption | $I_{CC}$   |  | 0.5 | 1.5 | mA            | recessive state;<br>$V_{TxD} = V_{CC}$                          |
| Current consumption | $I_S$      |  | 0.5 | 1.0 | mA            | recessive state;<br>$V_{TxD} = V_{CC}$                          |
| Current consumption | $I_{CC}$   |  | 0.7 | 2.0 | mA            | dominant state;<br>$V_{TxD} = 0\text{ V}$                       |
| Current consumption | $I_S$      |  | 0.7 | 1.5 | mA            | dominant state;<br>$V_{TxD} = 0\text{ V}$                       |
| Current consumption | $I_{CC}$   |  | 20  | 30  | $\mu\text{A}$ | stand-by mode;<br>$T_j = 25\text{ }^\circ\text{C}$              |
| Current consumption | $I_S$      |  | 20  | 30  | $\mu\text{A}$ | stand-by mode;<br>$T_j = 25\text{ }^\circ\text{C}$              |
| Current consumption | $I_{CC}$   |  | 20  | 40  | $\mu\text{A}$ | stand-by mode   |
| Current consumption | $I_S$      |  | 20  | 40  | $\mu\text{A}$ | stand-by mode   |
| Current consumption | $I_{SCC0}$ |  | 16  | 30  | $\mu\text{A}$ | stand-by mode,<br>$V_{CC} = 0\text{ V}$ , $V_S = 13.5\text{ V}$ |

#### Receiver Output RxD

|                           |            |     |      |      |    |                                |
|---------------------------|------------|-----|------|------|----|--------------------------------|
| HIGH level output current | $I_{RD,H}$ |     | -0.7 | -0.4 | mA | $V_{RD} = 0.8 \times V_{CC}$ , |
| LOW level output current  | $I_{RD,L}$ | 0.4 | 0.7  |      | mA | $V_{RD} = 0.2 \times V_{CC}$ , |

#### Bus receiver

|  |               |                      |                      |                      |    |   |
|--|---------------|----------------------|----------------------|----------------------|----|---|
| Receiver threshold voltage, recessive to dominant edge | $V_{bus,rd}$  | 0.44<br>$\times V_S$ | 0.48<br>$\times V_S$ |                      | V  | $-8\text{ V} < V_{bus} < V_{bus,dom}$     |
| Receiver threshold voltage, dominant to recessive edge | $V_{bus,dr}$  |                      | 0.52<br>$\times V_S$ | 0.56<br>$\times V_S$ | V  | $V_{bus,rec} < V_{bus} < 20\text{ V}$     |
| Receiver hysteresis                                    | $V_{bus,hys}$ | 0.02<br>$\times V_S$ | 0.04<br>$\times V_S$ | 0.06<br>$\times V_S$ | mV | $V_{bus,hys} = V_{bus,rec} - V_{bus,dom}$ |
| wake-up threshold voltage                              | $V_{wake}$    | 0.40x<br>$V_S$       | 0.55x<br>$V_S$       | 0.65x<br>$V_S$       | V  |   |

### 2.3 Electrical Characteristics (cont'd)

4.5 V <  $V_{CC}$  < 5.5 V; 6.0 V <  $V_S$  < 20 V;  $R_L = 1\text{ k}\Omega$ ;  $V_{ENN} < V_{ENN,ON}$ ;  $-40\text{ }^\circ\text{C} < T_j < 125\text{ }^\circ\text{C}$ ; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

| Parameter | Symbol | Limit Values |      |      | Unit | Remark |
|-----------|--------|--------------|------|------|------|--------|
|           |        | min.         | typ. | max. |      |        |

#### Transmission Input TxD

|                                    |              |                |      |                |               |                        |
|------------------------------------|--------------|----------------|------|----------------|---------------|------------------------|
| HIGH level input voltage threshold | $V_{TD,H}$   |                | 2.8  | 0.7 x $V_{CC}$ | V             | recessive state        |
| TxD input hysteresis               | $V_{TD,hys}$ | 300            | 600  |                | mV            |                        |
| LOW level input voltage threshold  | $V_{TD,L}$   | 0.3 x $V_{CC}$ | 2.2  |                | V             | dominant state         |
| TxD pull up current                | $I_{TD}$     | -150           | -110 | -80            | $\mu\text{A}$ | $V_{TxD} < 0.3 V_{CC}$ |

#### Bus transmitter

|                              |               |             |      |       |                  |  |
|------------------------------|---------------|-------------|------|-------|------------------|--|
| Bus recessive output voltage | $V_{bus,rec}$ | 0.9 x $V_S$ |      | $V_S$ | V                | $V_{TxD} = V_{CC}$   |
| Bus dominant output voltage  | $V_{bus,dom}$ | 0           |      | 1.5   | V                | $V_{TxD} = 0\text{ V}$ ;   |
| Bus short circuit current    | $I_{bus,sc}$  | 40          | 85   | 125   | mA               | $V_{bus,short} = 13.5\text{ V}$  |
| Leakage current              | $I_{bus,lk}$  | -350        | -260 |       | $\mu\text{A}$    | $V_{CC} = 0\text{ V}$ , $V_S = 0\text{ V}$ ,<br>$V_{bus} = -8\text{ V}$ , $T_j < 85\text{ }^\circ\text{C}$ |
|                              |               |             | 5    | 20    | $\mu\text{A}$    | $V_{CC} = 0\text{ V}$ , $V_S = 0\text{ V}$ ,<br>$V_{bus} = 20\text{ V}$ , $T_j < 85\text{ }^\circ\text{C}$ |
| Bus pull up resistance       | $R_{bus}$     | 20          | 30   | 47    | $\text{k}\Omega$ |  |

#### Enable not input (pin ENN)

|                                    |               |                |     |                |                  |                       |
|------------------------------------|---------------|----------------|-----|----------------|------------------|-----------------------|
| HIGH level input voltage threshold | $V_{ENN,off}$ |                | 2.8 | 0.7 x $V_{CC}$ | V                | low power mode        |
| LOW level input voltage threshold  | $V_{ENN,on}$  | 0.3 x $V_{CC}$ | 2.2 |                | V                | normal operation mode |
| ENN input hysteresis               | $V_{ENN,hys}$ | 300            | 600 |                | mV               |                       |
| ENN pull up resistance             | $R_{ENN}$     | 15             | 30  | 60             | $\text{k}\Omega$ |                       |



### 2.3 Electrical Characteristics (cont'd)

4.5 V < V<sub>CC</sub> < 5.5 V; 6.0 V < V<sub>S</sub> < 20 V; R<sub>L</sub> = 1 kΩ; V<sub>ENN</sub> < V<sub>ENN,ON</sub>; -40 °C < T<sub>j</sub> < 125 °C; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

| Parameter | Symbol | Limit Values |      |      | Unit | Remark |
|-----------|--------|--------------|------|------|------|--------|
|           |        | min.         | typ. | max. |      |        |

#### Dynamic Transceiver Characteristics

|   |                      |    |      |     |      |  |
|---|----------------------|----|------|-----|------|--|
| falling edge slew rate  | S <sub>bus(L)</sub>  | -3 | -2.0 | -1  | V/μs | 80% > V <sub>bus</sub> > 20%<br>C <sub>bus</sub> = 3.3 nF;<br>T <sub>ambient</sub> < 85 °C<br>V <sub>CC</sub> = 5 V; V <sub>S</sub> = 13.5 V |
| rising edge slew rate   | S <sub>bus(H)</sub>  | 1  | 1.5  | 3   | V/μs | 20% < V <sub>bus</sub> < 80%<br>C <sub>bus</sub> = 3.3 nF;<br>V <sub>CC</sub> = 5 V; V <sub>S</sub> = 13.5 V                                 |
| Propagation delay<br>TxD-to-RxD LOW (recessive<br>to dominant)  | t <sub>d(L),TR</sub> | 2  | 4    | 6   | μs   | C <sub>bus</sub> = 3.3nF;<br>V <sub>CC</sub> = 5V; V <sub>S</sub> = 13.5V<br>C <sub>RxD</sub> = 20 pF  |
| Propagation delay<br>TxD-to-RxD HIGH (dominant<br>to recessive) | t <sub>d(H),TR</sub> | 2  | 4    | 6   | μs   | C <sub>bus</sub> = 3.3 nF;<br>V <sub>CC</sub> = 5 V; V <sub>S</sub> = 13.5V<br>C <sub>RxD</sub> = 20 nF                                      |
| Propagation delay<br>TxD LOW to bus                             | t <sub>d(L),T</sub>  |    | 1    | 4   | μs   | V <sub>CC</sub> = 5 V  |
| Propagation delay<br>TxD HIGH to bus                            | t <sub>d(H),T</sub>  |    | 1    | 4   | μs   | V <sub>CC</sub> = 5 V  |
| Propagation delay<br>bus dominant to RxD LOW                    | t <sub>d(L),R</sub>  |    | 0.5  | 2.0 | μs   | V <sub>CC</sub> = 5V;<br>C <sub>RxD</sub> = 20pF   |
| Propagation delay<br>bus recessive to RxD HIGH                  | t <sub>d(H),R</sub>  |    | 0.5  | 2.0 | μs   | V <sub>CC</sub> = 5 V;<br>C <sub>RxD</sub> = 20 pF   |
| Receiver delay symmetry   | t <sub>sym,R</sub>   | -2 |      | 2   | μs   | t <sub>sym,R</sub> = t <sub>d(L),R</sub> - t <sub>d(H),R</sub>   |
| Transmitter delay symmetry                                      | t <sub>sym,T</sub>   | -2 |      | 2   | μs   | t <sub>sym,T</sub> = t <sub>d(L),T</sub> - t <sub>d(H),T</sub>   |
| Wake-up delay time  | t <sub>wake</sub>    | 30 | 70   | 150 | μs   |  |

### 3 Diagrams




Figure 4: Test circuits




Figure 5: Timing diagrams for dynamic characteristics

## 4 Application





Figure 6: Application Circuit

## 5 Package Outlines

### P-DSO-8-3

(Plastic Dual Small Outline Package)



- 1) Does not include plastic or metal protrusion of 0.15 max. per side  
 2) Lead width can be 0.61 max. in dambar area

### Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

**Edition 1999-10-12**

**Published by Infineon Technologies AG**  
St.-Martin-Strasse 53  
D-81541 München  
© Infineon Technologies AG1999  
All Rights Reserved.

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.