
Appendix B

Instruction Set Principles and Examples



Computer Architecture's Changing Definition


- 1950s to 1960s: Computer Architecture Course = Computer Arithmetic
- 1970s to mid 1980s:
 Computer Architecture Course = Instruction Set Design, especially ISA appropriate for compilers
- 1990s: Computer Architecture Course = Design of CPU, memory system, I/O system, Multiprocessors

Instructions Can Be Divided into 3 Classes (I)

- · Data movement instructions
 - Move data from a memory location or register to another memory location or register without changing its form
 - Load source is memory and destination is register
 - Store—source is register and destination is memory
- Arithmetic and logic (ALU) instructions
 - Change the form of one or more operands to produce a result stored in another location
 - Add, Sub, Shift, etc.
- Branch instructions (control flow instructions)
 - Alter the normal flow of control from executing the next instruction in sequence
 - <u>Br Loc</u>, <u>Brz Loc</u>2,—unconditional or conditional branches

Instruction Set Architecture (ISA) software hardware

Classifying ISAs Accumulator (before 1960): acc <- acc + mem[A] 1 address Stack (1960s to 1970s): tos <- tos + next 0 address add Memory-Memory (1970s to 1980s): 2 address 3 address $\begin{array}{l} mem[A] < -mem[A] + mem[B] \\ mem[A] < -mem[B] + mem[C] \end{array}$ add A, B, C $\begin{array}{ccc} Register-Memory~(1970s~to~present): \\ 2~address & add~R1,~A & R1 < -~R1 + m \\ & load~R1,~A & R1 < _mem[A] \end{array}$ R1 <- R1 + mem[A] R1 <_ mem[A] Register-Register (Load/Store) (1960s to present): add R1, R2, R3 R1 <- R2 + R3 load R1, R2 R1 <- mem[R2] store R1, R2 mem[R1] <- R2 3 address



Registers: **Advantages and Disadvantages**

- - Faster than cache (no addressing mode or tags)
 - Deterministic (no misses)
 - Can replicate (multiple read ports)
 - Short identifier (typically 3 to 8 bits)
 - Reduce memory traffic
- Disadvantages
 - Need to save and restore on procedure calls and context switch
 - Can't take the address of a register (for pointers)
 - Fixed size (can't store strings or structures efficiently)
 - Compiler must manage

Load-Store Architectures

Instruction set:

add R1, R2, R3 load R1, R4 sub R1, R2, R3 mul R1, R2, R3

Example: A*B - (A+C*B)

load R1, &A load R2, &B load R3, &C

load R4, R1 load R5, R2


load R6, R3 mul R7, R6, R5 add R8, R7, R4

mul R9, R4, R5

A + C*B A*B

C*B

General Register Machine and **Instruction Formats**



load R8, Op1 (R8 <- Op1) load R8 Op1Addr

add R2, R4, R6 (R2 <- R4 + R6) add R2 R4 R6

Load-Store: **Pros and Cons**


- - Simple, fixed length instruction encoding
 - Instructions take similar number of cycles
 - Relatively easy to pipeline
- Cons
 - Higher instruction count
 - Not all instructions need three operands
 - Dependent on good compiler

General Register Machine and **Instruction Formats**

- It is the most common choice in today's general-purpose computers
- Which register is specified by small "address" (3 to 6 bits for 8 to 64 registers)
- Load and store have one long & one short address: One and half addresses
- Arithmetic instruction has 3 "half" addresses


Real Machines Are Not So Simple

- Most real machines have a mixture of 3, 2, 1, 0, and 1- address instructions
- A distinction can be made on whether arithmetic instructions use data from memory
- If ALU instructions only use registers for operands and result, machine type is **load-store**
 - Only load and store instructions reference memory
- Other machines have a mix of register-memory and memory-memory instructions




Alignment Issues

- If the architecture does not restrict memory accesses to be aligned then
 - Software is simple
 - Hardware must detect misalignment and make 2 memory accesses
 - Expensive detection logic is required
 - All references can be made slower
- Sometimes unrestricted alignment is required for backwards compatibility
- If the architecture restricts memory accesses to be aligned then
 - Software must guarantee alignment
 - Hardware detects misalignment access and traps
 - No extra time is spent when data is aligned
- Since we want to make the common case fast, having restricted alignment is often a better choice, unless compatibility is an issue



Types of Addressing Modes (VAX) 1.Register direct Ri 2.Immediate (literal) #n 3.Displacement M[Ri + #n] 4.Register indirect M[Ri] 5.Indexed M[Ri + Rj] 6.Direct (absolute) M[#n] 7.Memory Indirect M[M[Ri]] 8.Autoincrement M[Ri++] 9.Autodecrement M[Ri - -] 10. Scaled M[Ri + Rj*d + #n]





Types of Operations

• Arithmetic and Logic: AND, ADD

Data Transfer: MOVE, LOAD, STOREControl BRANCH, JUMP, CALL

System OS CALL, VM
 Floating Point ADDF, MULF, DIVF
 Decimal ADDD, CONVERT
 String MOVE, COMPARE
 Graphics (DE)COMPRESS






Control instructions (cont'd)

- · Addressing modes
 - PC-relative addressing (independent of program load & displacements are close by)
 - Requires displacement (how many bits?)
 - Determined via empirical study. [8-16 works!]
 - For procedure returns/indirect jumps/kernel traps, target may not be known at compile time.
 - · Jump based on contents of register
 - Useful for switch/(virtual) functions/function ptrs/dynamically linked libraries etc.

80x86 Instruction Frequency (SPECint92, Fig. B.13)

Rank	Instruction	Frequency
1	load	22%
2	branch	20%
3	compare	16%
4	store	12%
5	add	8%
6	and	6%
7	sub	5%
8	register move	4%
9	call	1%
10	return	1%
Total		96%




Frequency of Different Types of Compares in Conditional Branches Not equal 1976 Greater than or equal 1976 Greater than or equal 1976 Less than or equal 1976 Frequency of comparison hypes in branches © 2003 Elsevier Belience (USA). All rights reserved.

Compilers and ISA

- Compiler Goals
 - All correct programs compile correctly
 - Most compiled programs execute quickly
 - Most programs compile quickly
 - Achieve small code size
 - Provide debugging support
- Multiple Source Compilers
 - Same compiler can compiler different languages
- Multiple Target Compilers
 - Same compiler can generate code for different machines

Encoding an Instruction set

- a desire to have as many registers and addressing mode as possible
- the impact of size of register and addressing mode fields on the average instruction size and hence on the average program size
- a desire to have instruction encode into lengths that will be easy to handle in the implementation



Three choice for encoding the instruction set Operation and Address specifier 1 Held 1 --- Address specifier (a) Variable (e.g., VAX, tred 60x86) Operation Address Red 1 Set 2 Address Sept Set Operation Address Red 2 (b) Fleed (e.g., Alpha, ARM, MIPS, PowerPC, SPARC, SuperH) Operation Address Address Sept Set Operation Set Operation Sept Set Operation Sept Set Operation Sept Set Operation Set Operatio

Compiler Based Register Optimization

- Assume small number of registers (16-32)
- · Optimizing use is up to compiler
- HLL programs have no explicit references to registers
 usually is this always true?
- Assign symbolic or virtual register to each candidate variable
- Map (unlimited) symbolic registers to real registers
- Symbolic registers that do not overlap can share real registers
- If you run out of real registers some variables use memory
- Uses graph coloring approach

Designing ISA to Improve Compilation

- Provide enough general purpose registers to ease register allocation (more than 16).
- Provide regular instruction sets by keeping the operations, data types, and addressing modes orthogonal.
- Provide primitive constructs rather than trying to map to a high-level language.
- · Simplify trade-off among alternatives.
- Allow compilers to help make the common case fast.

MIPS Registers

- Main Processor (integer manipulations):
 - 32 64-bit general purpose registers GPRs (R_0-R_{31}); R_0 has fixed value of zero. Attempt to writing into R_0 is not illegal, but its value will not change;
 - two 64-bit registers Hi & Lo, hold results of integer multiply and divide
 - 64-bit program counter PC;
- Coprocessor 1 (Floating Point Processor real numbers manipulations):
 - -32 64-bit floating point registers FPRs $(f_0 f_{31})$;
- five control registers;
- Coprocessor 0 CP0 is incorporated on the MIPS CPU chip and it provides functions necessary to support operating system: exception handling, memory management scheduling and control of critical resources.

2.4


ISA Metrics

- · Orthogonality
 - No special registers, few special cases, all operand modes available with any data type or instruction type
- Completenes
 - Support for a wide range of operations and target applications
- Regularity
 - No overloading for the meanings of instruction fields
- Streamlined Design
 - Resource needs easily determined. Simplify tradeoffs.
- Ease of compilation (programming?), Ease of implementation, Scalability

MIPS Registers (continued)

- Coprocessor 0 (CP0) registers (partial list):
- Status register (CP0reg12) processor status and control;
- Cause register (CP0reg13) cause of the most recent exception:
- EPC register (CP0reg14) program counter at the last exception;
- BadVAddr register (CP0reg08) the address for the most recent address related exception;
- Count register (CP0reg09) acts as a timer, incrementing at a constant rate that is a function of the pipeline clock;
- Compare register (CP0reg11) used in conjunction with Count register;
- Performance Counter register (CP0reg25);

35



MIPS Data Types

- · MIPS64 operates on:
 - $-\,64\text{-bit}$ (unsigned or 2's complement) integers,
 - 32-bit (single precision floating point) real numbers,
 - 64-bit (double precision floating point) real numbers;
- 8-bit bytes, 16-bit half words and 32-bit words loaded into GPRs are either zero or sign bit expanded to fill the 64 bits.
- only 32- or 64-bit real numbers can be loaded into FPRs.
- 32-bit real number loaded into FPRs is zero-appended.

36

MIPS Addressing Modes

- · register addressing;
- · immediate addressing,
- register indexed is the only memory data addressing;
 (in MIPS terminology called base addressing):
 memory address = register content plus 16-bit offset
- since R₀ always contains value 0:
 - $-R_0 + 16$ -bit offset \rightarrow absolute addressing;
 - -16-bit offset = 0 → register indirect;
- branch instructions use PC relative addressing:
- branch address = $[PC] + 4 + 4 \times 16$ -bit offset
- · jump instructions use:
- pseudo-direct addressing with 28-bit addresses (jumps inside 256MB regions),
- direct (absolute) addressing with 64-bit addresses.


37

MIPS Instruction

- · Instructions that move data:
 - load to register from memory (only base addressing),
 - store from register to memory (only base addressing),
 - move between registers in same and different coprocessors.
- ALU integer instructions; register register and registerimmediate computational instructions.
- Floating point instructions; register register computational instructions and floating point to/from integer conversions.
- · Control-related instruction:
 - (simple) branch instructions use PC relative addressing
 - jump instructions with 28-bit addresses (jumps inside 256MB regions), or absolute 64-bit addresses.
- · Special control-related instructions.

40

Instruction Layout for MIPS



Load/Store Instructions

Example instruction	Instruction name	Meaning
LD R1,30(R2)	Load double word	Regs[R1] +-64 Mem[30+Regs[R2]]
LD R1,1000(R0)	Load double word	Regs[R1]+-es Mem[1000+0]
LW R1,60(R2)	Load word	$Regs[R1] \leftarrow_{64} (Mem[60+Regs[R2]]_0)^{32} ## Mem[60+Regs[R2]]$
IR RI.40(R3)	Load byte	Regs[R1] ← ₈₄ (Mem[40+Regs[R3]] ₀) ⁵⁶ ## Mem[40+Ress[R3]]
LEU R1,40(R3)	Load byte unsigned	Regs[R1] 4 056 ## Men[40+Regs[R3]]
IH R1,40(R3)	Load half word	Regs[R1]=- ₆₄ (Mem[40+Regs[R3]) _p) ⁶⁰ ## Mem[40+Regs[R3]]##Mem[41+Regs[R3]]
1.5 FD,50(R3)	Load FP single	Regs[F0] 44 Mem[50+Regs[R3]] ## 0 ³²
1.D F0,50(R2)	Load FP double	Regs[F0] 44 Mem[50+Regs[R2]]
50 R3,500(R4)	Store double word	Mem[500+Regs[R4]]← ₆₄ Regs[R3]
5W R3,500(R4)	Store word	Mem[500+Regs[RA]]← ₃₂ Regs[R3]
5.5 FO,40(R3)	Store FP single	Mem[40+Regs[R3]]+-30 Regs[F0]031
5.D FO,40(R3)	Store FP double	Mem[40+Regs[R3]]+-44 Regs[F0]
5W R3,502(R2)	Store half	Mem[502+Regs[R2]] +- 16 Regs[R3] 48 A1
58 R2,41(R3)	Store byte	Men[4]+Regs[R3]]+ Regs[R2] ₅₆₆₃

Figure B.23 The load and store instructions in MIPS. All use a single addressing mode and require that the mer averaglue be aligned. Of course, both loads and stores are available for all the data types shown.

MIPS Alignment

- MIPS supports byte addressability:
- it means that a byte is the smallest unit with its own address;
- · MIPS restricts memory accesses to be aligned as follows:
- 64-bit word has to start at byte address which is multiple of 8;
 thus, 64-bit word at address 8x includes eight bytes with addresses 8x, 8x+1, 8x+2, ... 8x+6, 8x+7.
- 32-bit word has to start at byte address that is multiple of 4;
 thus, 32-bit word at address 4n includes four bytes with addresses: 4n, 4n+1, 4n+2, and 4n+3.
- 16-bit half word has to start at byte address that is multiple of 2; thus, 16-bit word at address 2n includes two bytes with addresses: 2n and 2n+1.
- MIPS supports 64-bit addresses:
- it means that an address is given as 64-bit unsigned integer;

39

Sample ALU Instructions

Exampl	e instruction	Instruction name	Meaning
DADDU	R1,R2,R3	Add unsigned	$Regs[R1] \leftarrow Regs[R2] + Regs[R3]$
_	R1.R2.#3	Add immediate unsigned	Regs[R1]←Regs[R2]+3
LUI	R1,#42	Load upper immediate	Regs[R1]←0 ³² ##42##0 ¹⁶
DSLL	R1,R2,#5	Shift left logical	Regs[R1]←Regs[R2]<<5
DSLT	R1,R2,R3	Set less than	if (Regs[R2] <regs[r3]) Regs[R1]←1 else Regs[R1]←0</regs[r3])

Figure B.24 Examples of arithmetic/logical instructions on MIPS, both with and

Control Flow Instructions

Example instruction		Instruction name	Meaning	
J	name	Jump	PC _{36,63} ←name	
JAL	nane	Jump and link	Regs[R31] \leftarrow PC+4, PC ₁₆₆₃ \leftarrow name; ((PC+4)-2 ²⁷) \leq name \leq ((PC+4)+2 ⁶⁷)	
JALR	R2	Jump and link register	Regs[R31]←PC+4; PC←Regs[R2]	
JR	R3	Jump register	PC«-Regs[R3]	
BEQZ	R4.name	Branch equal zero	if $(Regs[R4]=0)$ PC \leftarrow name; $((PC+4)-2^{17}) \le name < ((PC+4)+2^{17})$	
BNE	R3,R4,name	Branch not equal zero	if $\{Regs[R3] := Regs[R4]\}$ PC \leftarrow name; $((PC+4)-2^{17}) \le name \le ((PC+4)+2^{17})$	
MOVZ	R1,R2,R3	Conditional move	if (Regs[R3]==0) Regs[R1]←Regs[R2	

NOV2 R1, R2, R3 Conditional move if teeps [IX.3] ***U) Regis [IX.1] ***U] regis [IX.1] ***U] regis [IX.1] ***U] regis [IX.1] ***U] regis [IX.2] **

Instruction type/opcode	Instruction meaning
Ehm Hamfery	More state between registers and memory, or between the integer and FP or special registers; only numbers address made is 16-bit displacement + common of a GPR
18,180,58	Level byte, load byte unsigned, store tyte (tofferen integer registers)
EM, LMI, SH	Lotal half weed, load half word antigned, store half word (au/from integer registery)
(W,1M),5W	Load word, load word unsigned, same word (to/bren integer trgisters)
10,58	Load double word, store double word (in/from integer registers)
1.7,1.0,5.5,2.0	Loud SP float, load DP float, incre SP float, story DP float
MICO*MICO	Copy from to GPE to from a special regions
MOV.SUMOV.D	Copy one SP or DP FP register to accedic FP register
MECL,MICE	Copy 32 bits frombi FP registers traffices marger registers
to (showers (ling treat	Operations on integer or logical data in GPRs; signed arithmetic map in searthre-
name, pages, pages, pagesy	Add, add introducts tall introduces are 16 bits; signed and analyzed
1519,0508U	Subtract: signed and ensigned.
SHOT "DWILD DOLA"	Multiply and divide, signed and unsigned; multiply-add; all operations take and yield 6 bit values.
10ML/IME	And, and instendiste
(00,001,000,000)	Or, or immediate, exclusive or, exclusive or instudians
101	Load upper immediate; heads bits 32 to 47 of register with immediate, then sign exten-
HOLL, DSRL, DSRA, DSLLV,	Shifts: both investdate (05_) and variable fame (05_V); shifts are shift left logical, right legical, right arithmetic
ALT, SETT, SETU, SETTU	Set less than, set less than immediate: signed and unsigned
4 veessel	Conditional branches and pargs, PC-relative or shrough regions
4102,8962	Branch GPR equal/not equal to zero; 16-bit offset from PC + 4
MEG, WHIC	Brunch OPR equal/occupant; 16-bit offset from PC = 4
BC17,BC1F	Test correparts on bit in the FP status register and branch; 15-bit offset from PC + 4
MUNE MONS	Copy GPR to another GPR if third GPR is negative, 2010
1.16	Jumps: 26-bit offset from $PC + 4 (J)$ to target in register GE
341, 341,6	Jumps and link: nore PC = 4 in RCII, target in PC-relative (JAL) or a register (JALR)
TRAC	Transfer to operating system at a rectored address
14(1	Return to over code from an exception; revises over mode
Floreting point	FP operations on DP and SP formatt
800.0,A00.5,A00.PS	AAI DP, SP numbers, and pairs of SP numbers
516.0,508.5,A00.PS	Subtract DP, SP numbers, and pairs of SP numbers
MUL.D.MUL.S.MUL.PS	Multiply DP, SP finating prior, and pairs of SP rumbers
MADO, D, MADO, S, MADO, PS.	Multiply-add DP, SP resulters and pairs of SP marshers
DIV.D.019.5.019.PS	Divide DP, SP fleating point, and pairs of SP members
(41-7-2	Convert instructions: CVT. x. y converts from type x to type y, where x and y are L. iftli for integers, N (32-bit integers, D (DP), or 5 (SP). Both operands are EPRs.
C 4, C, .5	DP and SP companies: "" + LT,6T,LE,GE,EQ,ME; sens bit in FP status register