THIS PAGE IS INTENTIONALLY LEFT BLANK

The material in this manual is for information only and is subject to change without notice.

REVISION: 1.0

IBM, IBM PC/XT/AT, PC-DOS, MS-DOS, OS/2, INTEL, AMI, Pentium ARE THE TRADEMARKS OR REGISTERED TRADEMARKS OF THEIR RESPECTIVE OWNERS.

B-2

Cleaning The "Golden Finger"

Whenever inserting an add-on card to the motherboard, make sure that there is no dirt on the "golden finger" of the add-on card. If not, the contact between the "golden finger" and the slot may be poor and thus the add-on card may not work properly. Use a pencil eraser to clean the "golden finger" if dirt is found.

Cleaning The Motherboard

The computer system should be kept clean. Dust and dirt is harmful to electronic devices. To prevent dust from accumulating on the mother-board, installing all mounting plates on the rear of the case. Regularly examine your system, and if necessary, vacuum the interior of the system with a miniature vacuum.

RADIO FREQUENCY INTERFERENCE STATEMENT

This equipment generates and uses radio frequency energy and if not installed and used properly, that is, in strict accordance with the manufacturer's instructions, may cause interference with radio and television reception.

If this equipment does cause interference to radio or TV reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient the receiving antenna.
- Relocate the computer away from the receiver
- Move the computer away from the receiver
- Plug the computer into a different outlet so that computer and receiver are on different branch circuits.
- Ensure that card slot covers are in place when no card is installed
- Ensure that card mounting screws, attachment connector screws, and ground wires are tightly secured.
- If peripherals are used with this system, it is suggested to use shielded, grounded cables, with in-line filters if necessary.

If necessary, the user should consult the dealer service representative for additional suggestions.

The manufacturer is not responsible for any radio or TV interference caused by unauthorized modifications to this equipment. It is the responsibility of the user to correct such interference.

PCI Bus Pinout (side B)

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-----|--------|----------|--------|--------|-------------|--------|----------|----------------|-------------|--------|--------|--------|--------|--------|-------------|----------|-------|-------------|-------|------|--------|---------|----------|-------|--------|----------|--------|----------|-------------|
| B60 | B58 | B57 | B56 | B55 | B 54 | B53 | B52 | B51 | B50 | B49 | B48 | B47 | B46 | B45 | B 44 | B43 | B42 | B 41 | B40 | B39 | B38 | B37 | B36 | B35 | B34 | B33 | B32 | B31 | I/O Pin |
| +5V | ACKB4# | Reserved | AD[01] | Ground | AD(03) | AD[05] | Reserved | AD [07] | AD[08] | Ground | AD(10) | AD[12] | Ground | AD(14) | C/BE[1]# | Reserved | SERR# | Reserved | PERR# | LOCK | Ground | DEVSEL# | Reserved | IRDY# | Ground | C/BE[Z]# | AD[17] | Reserved | Signal Name |

Table of Content

Chapter One INTRODUCTION

| Specifications 2-1 The Central Processing Unit 2-3 Cache Subsystem 2-3 DRAM Subsystem 2-3 DRAM Configuration 2-5 PCI Bus 2-6 |
|--|
|--|

Chapter Three CONFIGURING THE SYSTEM

Chapter Four TECHNICAL INFORMATION

| r_ | | _ | ۲. | _ | _ |
|--------------------------|----------------------------------|--------------------------------|-------------------|---------------------|--------------------|
| System Expansion Bus 4-6 | Real Time Clock and CMOS RAM 4-6 | Direct Memory Access (DMA) 4-5 | System Interrupts | 110 Address Map 4-2 | Memory Mapping 4-1 |
| 3 E | Time | i Me | m In | ddre | 97 / |
| npan | Ω̈́ | non | terri | ss A | Иар |
| sion | ck a | <i>y A</i> c | pts | (ap | gnia |
| Bus | nd (| cess | | | : |
| | OW | Ğ | | | |
| | SR | Ž | | | |
| | N. | | | | |
| | : | | | : | |
| | | | | | • |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| 4.6 | 4-6 | 4-5 | 4-4 | 4-2 | 4-1 |
| | | | | | |

PCI Bus Pinout (side A)

| Cional Nama |
|-----------------|
| ADMS1 |
| AD[16] |
| Reserved |
| FRAME# |
| Ground |
| TRDY# |
| Ground |
| STOP# |
| Reserved |
| SDONE |
| SBO# |
| Ground |
| PAR |
| AD[16] |
| Reserved |
| AD[13] |
| AD[**] |
| Ground |
| AD[00] |
| C/BE[O]# |
| Reserved |
| AD[OB] |
| AD[04] |
| Ground |
| AD(02) |
| AD[00] |
| - 5V |
| REQ64# |
| +5V |
| +5V |
| |

Chapter One Introduction

OCTEK BISON III is a workstation class platform that can meet the demand of most time critical applications nowaday. With the Intel Pentium processor and 64 bit interleaved memory system, it delivers higher performance among the PC/AT class machines that ever been.

VESA bus and ISA bus are incorporated to adapt the most popular add-on card standard. Latest local bus technology - Perpherial Component Interconnect (PCI) is also implemented, that makes BISON III tremendous adaptability.

Next-generation design remains 100% binary and PC/AT compatible that boosts up the existing applications without re-compile.

VL-bus (side B)

| B 55 | B54 | B53 | B52 | B51 | B50 | B49 | B48 | B47 | B46 | B45 | B44 | B43 | B42 | B41 | B40 | B39 | B38 | B37 | B36 | B35 | B34 | В33 | B32 | B31 | B30 | B29 | I/O Pin |
|-------|-------|--------|------|-----|--------|-------|------|--------|------|------|-------|------|--------|-----|-----|-----|--------|-----|-----|-----|------|------|-------|------|------|--------|-------------|
| POWER | VLCLK | GROUND | ID1. | ID0 | BLAST- | BRDY- | IRQ9 | GROUND | RDY- | W/R- | M/IO- | D/C- | RESET- | n/c | CA2 | CA3 | GROUND | CA5 | CA7 | CA9 | CA11 | CA13 | POWER | CA15 | CA17 | GROUND | Signal Name |

General Features Chapter Two

Specifications

Processor: Pentium 60MHz or 66MHz CPU

Speed: Turbo/normal speed

I/O Slot: Four 16 bit ISA slots

Three PCI local bus slot (supporting three bus Two VESA VL-bus slot (supporting one bus master)

Cache*:

masters)

Internal cache inside Pentium: 8K instruction cache 8K data cache

External cache: 64K external cache expandable to 512K

DRAM: Supports 4 banks of 32 bit wide SIMM modules with 1MB, 2MB, 4MB, 8MB, 16MB and 32MB page-

Supports DRAM configurations from 2MB to 128MB mode DRAMs Two non-cacheable regions for bus mastering

adapters DRAM post write buffer

Supports pipeline DRAM burst cycles

Others: Fast GateA20 and reset emulations.

^{*} Both caches are in write back.

VL-bus (side A)

| A56 | A55 | A54 | A53 | A52 | A51 | A50 | A49 | A48 | A47 | A46 | A45 | A44 | A43 | A42 | A41 | A40 | A39 | A38 | A37 | A36 | A35 | A34 | A33 | A32 | A31 | A30 | A29 | I/O Pin |
|--------|-----|-----|-----|-----|-------|-------|--------|-------|-------|-------|------|------|--------|------|------|-------|------|--------|-----|-----|--------|-----|------|------|------|------|------|-------------|
| LEADS- | | D4 | ID3 | ID2 | POWER | LGNT- | GROUND | LREQ- | LDEV- | LRDY- | ADS- | BE3- | GROUND | BE2- | BE1- | POWER | BEO- | WBACK- | CA4 | CA6 | GROUND | CA8 | CA10 | CA12 | CA14 | CA16 | CA18 | Signal Name |

Cache Subsystem

The external cache of BISON III is write-back, direct-mapped with sizes of 64K, 128K, 256K or 512K. It is organized by single or dual bank mode. Dual bank mode is accessed in interleaved manner and it can support 3-2-2-2 burst read cycle.

DRAM Subsystem

The memory controller is 64 bit wide and has the following features:

Hidden refresh is used the increase the CPU bandwidth. The DRAM can be refreshed in the background while the CPU is accessing the internal or external cache.

Page Mode is used for faster data access from the DRAMs.

Posted-Write to the DRAM improves the write-cycle timing. One quad-word deep data buffer is used to hold the data from the CPU without waiting for the external DRAM cycle.

Shadow RAM is available as an option. System BIOS and video BIOS residing in slow EPROM can be copied to local DRAM to speed up accesses to BIOS code. Shadow RAM addresses range from C0000h to FFFFFh. 16K granularity is provided for address range C0000h to EFFFFh, while the area F0000h - FFFFFh can only be shadowed as a whole. Video BIOS at C0000h - C7FFFh can be cached in the external cache after shadowing.

I/O Channel (D-Side)

| D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D | D7 | D | 8 | 2 | 믾 | 22 | D1 | I/O Pin |
|--------|---------|--------|----------------|--------|------|--------|------|--------|------|--------|-------|----------|-------|-------|-------|-----------|-----------|-------------|
| GND | -MASTER | +5 Vdc | DRQ7 | -DACK7 | DRQ6 | -DACK6 | DRQ5 | -DACK5 | DRQ0 | -DACK0 | IRQ14 | IRQ15 | IRQ12 | IRQ11 | IRQ10 | -I/O CS16 | -MEM CS16 | Signal Name |
| Ground | | Power | · - | 0 | · - | 0 | . — | Ó | | 0 | _ | | | | | | | 1 0 |

DRAM Configuration

| | | | - | | | | | | | | | T | | | | | LO | • | | | | | | | | |
|---------|------------|-----------|----------------------|-------------------|-------------------------------|---|---|---|---|---|---|---|---|---------------------------|---|---|---|---|---|---|---|---|---|---|---|--|
| 8M x 64 | 4M x 64 | 4M x 64 | 4M x 64 | 2M x 64 | 2M x 64 | 2M x 64 | 2M x 64 | 1M x 64 | 1M x,64 | 1M x 64 | 1M x 64 | 1M x 64 | 512K x 64 | 512K x 64 | 512K x 64 | 512K x 64 | 512K x 64 | 512K x 64 | 256K x 64 | 256K x 64 | 256K x 64 | 256K x 64 | 256K x 64 | 256K × 64 | 256K x 64 | Bank 0 (bits) |
| D | S | S | S | D | g | D | ם | S | S | S | S | S | D | D | ם | ם | D | D | S | S | S | S | S | S | S | Type |
| | 8M x 64 | 4M x 64 | | 8M x 64 | 4M x 64 | 2M x 64 | | 8M x 64 | 4M × 64 | 2M x 64 | 1M x 64 | | 8M x 64 | 4M x 64 | 2M x 64 | 1M x 64 | 512K x 64 | | 8M x 64 | 4M x 64 | 2M x 64 | 1M × 64 | 512K x 64 | 256K x 64 | | Bank 1 (bits) |
| | O | S | 1 | 0 | S | D | | D | S | D | s | | D | S | D | S | D | I | D | S | D | S | o | S | | Type |
| 64 X | ¥88 ¥88 | \$ | New N | 80M | \$ | 32M | 181 | 72M | ₽ | 24.₩ | 16M | 8 2 | 68M | 36N | 20 <u>V</u> | 12M | 8 M | ŧ | 66M | 34₩ | 18M | Ď | 6 <u>₩</u> | 4 | 2M | Total |
| | D | S 8M×64 D | S 4M×64 S S 8M×64 D | S 4M×64 S BM×64 D | D 8M×64 D S 4M×64 S S 8M×64 S | D 3M×64 D S 3M×64 D S 3M×64 D S 3M×64 D S 3M×64 D | D 2M×64 D D 8M×64 D S S 4M×64 S S 4M×64 S | D 2M×64 D D 8M×64 D S 4M×64 D S 4M×64 D S 4M×64 D D | S 8M×64 D D 2M×64 D S 8M×64 D S 8M×64 D S 8M×64 D S | S 4M×64 S 8 8M×64 D D 2M×64 D D 8M×64 D S 4M×64 D S 8M×64 D D | S 2M × 64 S S S S S S S S S S S S S S S S S S | S 1M×64 S 2M×64 S S S S S S S S S S S S S S S S S S S | 1M x 64 S 1M x 64 S 1M x 64 S 1M x 64 S 2M x 64 S 1M x 64 D 2M x 64 D 3M x 64 S 3M x 64 S 3M x 64 S 3M x 64 S 3M x 64 D | 512K×64 D 8M×64 D 1M×64 S | 512K×64 D 4M×64 S 512K×64 D 8M×64 D 1M×64 S 1M×64 S 1M×64 S 1M×64 S 1M×64 S 4M×64 S 1M×64 S 8M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 4M×64 S 8M×64 D 4M×64 S 8M×64 D 8M×64 D 8M×64 D | 512K×64 D 2M×64 D 512K×64 D 4M×64 S 512K×64 D 8M×64 S 1M×64 S 1M×64 S 1M×64 S 1M×64 S 1M×64 S 2M×64 S 1M×64 S 8M×64 D 2M×64 D 2M×64 S 2M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 8M×64 D 4M×64 S 4M×64 D 4M×64 S 4M×64 D 8M×64 D 8M×64 D | 512K×64 D 1M×64 S 512K×64 D 2M×64 D 512K×64 D 4M×64 S 512K×64 D 8M×64 D 1M×64 S 1M×64 S 1M×64 S 1M×64 S 1M×64 S 4M×64 S 1M×64 S 8M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 4M×64 S 4M×64 D 4M×64 S 4M×64 D 4M×64 S 4M×64 D 8M×64 D 8M×64 D 8M×64 D 8M×64 D | 512K×64 D 512K×64 D 512K×64 D 1M×64 S 512K×64 D 2M×64 D 512K×64 D 2M×64 S 512K×64 D 8M×64 D 1M×64 S 1M×64 S 1M×64 S 1M×64 S 1M×64 S 2M×64 D 8M×64 D 4M×64 S 4M×64 D 4M×64 S 4M×64 D 8M×64 D 8M×64 D 8M×64 D | 512K×64 D —— —— 512K×64 D 512K×64 D 1M×64 S 512K×64 D 1M×64 S 512K×64 D 8M×64 D 1M×64 S 8M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 D 8M×64 D 8M×64 D 8M×64 S 4M×64 S 4M×64 S 4M×64 S 4M×64 S 8M×64 D 8M×64 D 8M×64 D —— —— —— —— —— —— —— —— —— —— —— —— — | 256K x 64 S 8M x 64 D 512K x 64 D 8M x 64 D 1M x 64 S 8M x 64 D 2M x 64 D 8M x 64 D | 256K x 64 S 4M x 64 S 256K x 64 S 8M x 64 D 512K x 64 D 70 2M x 64 S 10 | 256K x 64 S 2M x 64 D 256K x 64 S 4M x 64 D 512K x 64 S 8M x 64 D 512K x 64 D 512K x 64 D 512K x 64 D 1M x 64 S 512K x 64 D 2M x 64 D 512K x 64 D 2M x 64 D 1M x 64 S 1M x 64 D 1M x 64 S 1M x 64 D 1M x 64 S 1M x 64 D 2M x 64 D 3M x 64 D 4M x 64 D 3M x 64 D | 256K x 64 S 1M x 64 S 256K x 64 S 2M x 64 D 256K x 64 S 4M x 64 D 512K x 64 D 512K x 64 D 512K x 64 D 1M x 64 S 1M x 64 D 1M x 64 S 1M x 64 D 2M x 64 S 8M x 64 D 2M x 64 D 3M x 64 | 256K×64 S 512K×64 D 256K×64 S 1M×64 S 256K×64 S 1M×64 D 256K×64 S 2M×64 D 512K×64 S 8M×64 D 512K×64 D 1M×64 S 512K×64 D 1M×64 S 512K×64 D 2M×64 D 1M×64 S 2M×64 D 2M×64 D 2M×64 D 2M×64 D 2M×64 S 1M×64 S 1M×64 S 1M×64 S 2M×64 D 2M×64 S 4M×64 D 2M×64 D 2M×64 S 8M×64 D 2M×64 D 8M×64 D 2M×64 D 2M×64 S 4M×64 D 8M×64 D 3M×64 D 3M×64 D 3M×64 D 3M×64 D 3M×64 D 3M×64 D | 256K x 64 S 256K x 64 S 256K x 64 S 512K x 64 D 256K x 64 S 1M x 64 D 256K x 64 S 1M x 64 D 256K x 64 S 1M x 64 D 512K x 64 D 512K x 64 D 1M x 64 S 1M x 64 D 2M x 64 S 3M x 64 D 2M x 64 | 256K x 64 S 2556K x 64 |

Type S stands for single density DRAM module, type D stands for double density. 70nS 32-bit wide SIMM modules can be used.

| B31 | 2 6 | B30 | B29 | B28 | B27 | B26 | B25 | B24 | B23 | B22 | B21 | B20 | B19 | B18 | B17 | B16 | B15 | B14 | B13 | B12 | B11 | B10 | В9 | B8 | 87 | B6 | B5 | 2 | В3 | B2 | B1 | I/O Pin |
|--------|-----|-----|--------|------|-----|--------|------|------|------|------|------|-----|----------|------|--------|------|--------|------|------|--------|--------|--------|---------|-----|---------|-----------|--------|------|--------|-----------|--------|-------------|
| GND | | OSC | +5 Vdc | BALE | T/C | -DACK2 | IRQ3 | IRQ4 | IRQ5 | IRQ6 | IRQ7 | CEX | -Refresh | DRQ1 | -DACK1 | DRQ3 | -DACK3 | -iOR | -loW | -SMEMR | -SMEMW | GND | +12 Vdc | ows | -12 Vdc | DRQ2 | -5 Vdc | IRQ9 | +5 Vdc | RESET DRV | GND | Signal Name |
| Ground | | 0 | Power | 0 | 0 | 0 | | | _ | _ | _ | 0 | 5 | 0 | _ | 0 | | 5 | δ | 0 | 0 | Ground | Power | | Power | _ | Power | _ | Power | - | Ground | 0 |

Chapter Three Configuring The System

Important Note: Turn off the power before installing or replacing any component.

Installing The Processor


Pentium is a 273 pin PGA device. Make sure the pin 1 of Pentium

(with a notch at the corner) is line up with the pin 1 of the socket.

Before installing the processor, make sure that all the pins are straight. The pins are very fragile. Once these pins are bent, the processor may be damaged.

| 00000000000000000000000000000000000000 | |
|--|------------|
| | <u> </u> _ |

The following figure shows the pin numbering for I/O channel connectors (C-side and D-side).



Control Of System Speed

System speed can be controlled by keyboard and turbo switch. To change the speed by keyboard, use '-' and '+' of the numeric keypad. Press 'Ctrl' 'Alt' and '-' for slow speed and press 'Ctrl' 'Alt' and '+' for fast speed.

Reset CMOS Setup Information

Sometimes, the improper setting of system setup may make the system malfunction. In this case, turn off the power and set JP28 to 1-2 for a while. The internal CMOS status register is reset. Then set the jumper to 2-3 of JP28 and turn on the power. The BIOS finds the CMOS status register is reset and regards the setup information is invalid. So it will prompt you to correct the information.

VL-Bus Mastering Adapter Installation

VL-Bus mastering adapters can be installed either at J2 or J3.

Maximum one VL-Bus mastering adapters is supported by Bison III.

Real Time Clock and CMOS RAM

Real time clock and CMOS RAM are contained on board. Real time clock provides the system date and time. CMOS RAM stores system information. Both are backed up by battery and will not lose information after power off. The following page shows the CMOS RAM Address Map.


System Expansion Bus

BISON III provides four 16-bit ISA slots; two VL-bus slots.

The I/O channel supports:

- I/O address space from hex 100 to hex 3FF
- Selection of data access (either 8 or 16 bit)
- 24 bit memory addresses (16MB)
- Interrupts
- DMA channels
- Memory refresh signal

Board Layout



System Interrupts

Sixteen levels of system interrupts are provided on BISON III. The following shows the interrupt-level assignments in decreasing priority.

| RQ SQ4 | RQ11 RQ12 RQ13 RQ14 RQ15 | IRQ8 | RQ0 RQ2 T | CTLR 1 CTLR 2 | Interrupt Controllers | Microprocessor NMI | Level |
|---|---|------|--|---------------|-----------------------|--------------------------------|----------|
| Serial Port 2 Serial Port 1 Parallel Port 2 Diskette Controller | Reserved Coprocessor Fixed Disk Controller Reserved | 0 | Timer Output 0 Keyboard (Output Buffer Full) Interrupt from CTLR 2 | 2 | i3 | Al Parity or I/O Channel Check | Function |

System Board Jumper Setting

There are several options which allows user to select by hardware switches.

JP27 - Display Selection

| OPEN | CLOSE | JP27 |
|--------------------|-------------------------|------|
| Monochrome display | CGA, EGA, VGA (default) | |

JP29 - Power-good Selection

| 2-3 On b | powe | 1-2 Powe | PIN |
|----------------------------|------------------------|------------------------|-----|
| On board power-good signal | power supply (default) | Power-good signal from | |

JP13 - Cooling Fan Power Selection

| 2-3 | 1-2 | PIN | |
|-------|-----------|-----|--|
| 12Vac | +5Vdc | | |
| | (default) | | |

JP15 - High Speed Write Enable (VL-Bus)

| OPEN | CLOSE | JP15 |
|--------------|------------------------|------|
| 0 Wait State | 1 Wait State (default) | |

4.2

I/O Address Map

I/O Address Map on System Board

I/O address hex 000 to 0FF are reserved for the system board I/O.

| ADDRESS (HEX) | DEVICE |
|-------------------|--------------------------------------|
| 000-01F | DMA Controller 1, 8237 |
| 020-03F | Interrupt Controller 1, 8259, Master |
| 040-05F | Timer, 8254 |
| 060-06F | Keyboard Controller |
| 070-07F | Real Time Clock, NMI |
| | (non-maskable interrupt) mask |
| 080-09F | DMA Page Register, 74LS612 |
| 0A0-0BF | Interrupt Controller 2, 8259 |
| OCO-ODF | DMA Controller 2, 8237 |
| OFO | Clear Math Coprocessor Busy |
| OF1 | Reset Math Coprocessor |
| OF8-OFF | Math Coprocessor Port |

J1 - Power LED & Ext-Lock Connector

| ഗ | 4 | ω | 2 | | Pin |
|--------|------------------|--------|-----|--------|------------|
| Ground | Keyboard inhibit | Ground | Key | +5 Vdc | Assignment |

J13, J14 - Power Supply Connector

| | | | | | _ | |
|--------|--------|---------|---------|--------|-----------|------------|
| တ | Çī | 4 | ω | 2 | _ | Pin |
| Ground | Ground | -12 Vdc | +12 Vdc | +5 Vdc | POWERGOOD | Assignment |

| ກ | Ŋ | 4 | ယ | 2 | 1 | Pin | |
|--------|--------|--------|--------|--------|--------|------------|--|
| +5 Vdc | +5 Vdc | +5 Vdc | -5 Vdc | Ground | Ground | Assignment | |

J12 - External Battery Connector

| 4 | ω | 2 | 1 | Pin |
|--------|--------|----------|-------|------------|
| Ground | Ground | not used | + Vdc | Assignment |

JP12 - Cooling Fan Connector

| 2 | | 1 | Pin |
|--------|------------|--------|------------|
| Ground | or + 12Vdc | + 5Vdc | Assignment |

J15 - Keyboard Connector

JP2 - Turbo Switch Connector

| 2 | - | Pin |
|--------|---------------|------------|
| Ground | Selection Pin | Assignment |

Chapter 4 Technical Information

This section provides technical information about BISON III and is intended for advanced users interested in the basic design and operation of BISON III.

Memory Mapping

| Address | Range | Function |
|---------|--------------|-----------------------|
| 000000- | 000K-512K | System Board Memory |
| 7FFFFF | | (512K) |
| 080000- | 512K-640K | System Board Memory |
| 09FFFF | | (128K) |
| 0A0000- | 640K-768K | Display Buffer (128K) |
| 0BFFFF | | |
| 00000 | 768K-896K | Adaptor ROM / Shadow |
| 0DFFFF | | RAM (128K) |
| 0E0000- | 896K-960K | System ROM / Shadow |
| 0EFFFF | | RAM (64K) |
| 0F0000- | 960K-1024K | System BIOS ROM / |
| 0FFFFF | | Shadow RAM (64K) |
| 100000- | 1024K-8192K | System Memory |
| 7FFFFF | | |
| 800000- | 8192K-16318K | System Memory |
| FFFFFF | | |

JP4 - CPU Clock Speed Select

| 2-3 | 1-2 | PIN |
|--------|--------|-----|
| 66 MHz | 60 MHz | |
| | | |
| | | |

System Board Connectors

Under typical conditions, these connectors should be connected to the indicators and switches of the system unit. The functions and the pin assignment of the connectors on the motherboard are listed below.

JPI - Speaker Connector

| 4 | ယ | N | _1 | Pin |
|--------|--------|--------|----------|------------|
| +5 Vdc | Ground | +5 Vdc | Data out | Assignment |

JP3 - Hardware Reset Connector

| 2 | 1 | Pin |
|--------|---------------|------------|
| Ground | Selection Pin | Assignment |

I/O address hex 100 to 3FF are available on the I/O channel.

| ADDRESS (HEX) | DEVICE |
|---------------|--------------------------------|
| 1F0-1F8 | Fixed Disk |
| 200-207 | Game I/O |
| 278-27F | Parallel Printer Port 2 |
| 2F8-2FF | Serial Port 2 |
| 300-31F | Prototype Card |
| 360-36F | Reserved |
| 378-37F | Parallel Printer Port 1 |
| 380-38F | SDLC, bisynchronous 2 |
| 3A0-3AF | Bisynchronous 1 |
| 3B0-3BF | Monochrome Display and Printer |
| | Adapter |
| 3C0-3CF | Reserved |
| 3D0-3DF | Color Graphics Monitor Adapter |
| 3F0-3F7 | Diskette Controller |
| 3F8-3FF | Serial Port 1 |
| CF8 | PCI Config-address Register |
| CFC | PCI Config-data Register |

⁺ Double word I/O locations

ယ စ

System Board Jumper and Connector Summary

| CPU Clock Speed Selection | JP4 |
|--------------------------------|----------------|
| Turbo Switch | JP2 |
| High Speed Write Enable | JP15 |
| Hardware Reset Connector | JP3 |
| Cooling Fan Connector | JP12 |
| Cooling Fan Power Selection | JP13 |
| Power-Good Selection | JP29 |
| Speaker Connector | JP1 |
| Power LED 6 Ext-Lock Connector | <u>_</u> |
| | JP16-JP17 |
| Cache Size Selection | JP7, JP9-JP11, |
| Display Selection | JP27 |
| External Battery Connector | J12 |
| Power Supply Connector | J13, J14 |
| Reset CMOS | JP28 |
| Keyboard Connector | J15 |
| Description | |

Syn denous Pata link
TECHNICAL INFORMATION Contast

Direct Memory Access (DMA)

BISON III supports seven DMA channels.

| | | | | | | / | _ | |
|-------------------------|-------------------------|-------------------------|------------------------------|------------------------|------------------------------|-----------------------|------------------------|----------|
| 7 | O | Ŋ | 4 | ω | 2 | | 0 | Channel |
| Spare (16 bit transfer) | Spare (16 bit transfer) | Spare (16 bit transfer) | Cascade for DMA Controller 1 | Spare (8 bit transfer) | Floppy Disk (8 bit transfer) | SDLC (8 bit transfer) | Spare (8 bit transfer) | Function |

The following shows the addresses for the page register.

| Page Register I/O Address (HI DMA Chaffirel 0 0087 DMA Channel 1 0083 DMA Channel 2 0081 DMA Channel 3 0082 DMA Channel 5 0088 DMA Channel 6 0089 |
|---|
|---|


36

PCI-Bus Adapter Installation

PCI-Bus adapters can be installed either at JA1, JA2 or JA3. The corresponding PCI slot number of each physical slot is listed in the following table:

| PCI Slot# | |
|-----------|-----|
| သ | JA1 |
| _ | JA2 |
| 2 | JA3 |

The following figure shows the pin numbering for I/O channel connectors (A-side and B-side).



¥

Installing RAM Modules

BISON III has four banks on board for SIMM modules. Bank 0 and bank 1 must be installed first. Make sure pin 1 of the SIMM module inserted near the power connector. Lock it firmly with the latches on the socket.

Extra SIMM module should be inserted at bank 2 and bank 3.

Configuring The Cache Memory

Note: If you have any question about the configuration of the cache memory, consult your local dealer. Improper configuration will cause the system malfunction.

The external cache is organized by single bank or dual banks with sizes of 64KB to 512KB. Follow the tables below to configure the system.

| 277 | 75 | 7007 | | 1288 | 3 | 64× | Caci ic size | Capho ciza | |
|-----|----------|----------|----------|------|----------|-------|--------------|---|---|
| 2-3 | ာ က | <u> </u> | ა ა | 2-3 |) | 2-1 | 9 | 107 | |
| , | <u>ာ</u> | 77 | <u>د</u> | ۷-3 |) | 2-1 | 9 | - 16 | |
| [| 2-3 | 1 | <u>ر</u> | V-0 | ာ ၁ | 2-1 | | JP17 | |
| | CLOSE | | OPEN | 5 | | CCTT | 1 | JP11 | |
| | CLOSE |) | CLOSE | | OPEN | CPEIN | 2002 | 2010 | |
| | CLUSE | 2 | CLOGE | | CLOSE | | | JFS | 5 |

| 8K x 8 8K x 8 32K x 8 | 32K x 8 | OPEN 8XX8 8XX8 | U14 BANK 0 E | |
|-----------------------|---------|----------------|--------------|--|
| 32K x 8 | OPEN | 8××8 | BANK 1 | |

3-2

The following tables summarize pin assignments for the I/O channel connectors.

I/O Channel (A-Side)

| A31 | A30 | A29 | A28 | A27 | A26 | A25 | A24 | A23 | A22 | A21 | A20 | A19 | A18 | A17 | A16 | A15 | A14 | A13 | A12 | A11 | A10 | _ } | A8 | Α7 | 8 | - A5 | 24 | A3 | ≥ | A1 | I/O Pin |
|-----|-----|-----|-----|-----|-----|-----|-----|-------|-----|---------|-------|-------|------|------|------|------|------|------|------|-----|-------------|--------|-----|-----|-----|---------|-----|-----|-----|------------|-------------|
| SAU | SA1 | SA2 | SA3 | SA4 | SA5 | SA6 | SA7 | SA8 | SA9 | SA10 | SA11 | SA12 | SA13 | SA14 | SA15 | SA16 | SA17 | SA18 | SA19 | AEN | -I/O CH RDY | SD0 | SD1 | SD2 | SD3 | SD4 | SD5 | SD6 | SD7 | -1/0 CH CK | Signal Name |
| 5 | 5 8 | 5 5 | 5 5 | 5 5 | 5 5 | 5 5 | 5 5 | 5 | 5 5 | § § | 5 | 5 | 5 5 | 5 5 | 5 5 | 5 | 5 8 | 5 | 5 8 | ; o | , | ō | 5 | 5 | 5 | 5 | 5 5 | 5 8 | 5 6 | ; – | J/0 |

PCI Bus

Introduction

The Peripherial Component Interconnect (PCI) local bus was specified to establish a high performance local bus standard for several generations of product. It is a 32 bit wide, burst transfer mode bus that is designed to allow glue-less interconnect of component. The following is the features of the PCI:

High performance -

Sychronous bus with operation up to 33MHz 120Mbytes/sec substantial transfer rate

Ease of use -

Enables full auto configuration support of PCI local bus addin boards and components. PCI devices contain registers with the device information required for configuration.

Features of the PCI bus in OCIEK BISON III

- The PCI local bus is fully compliant to PCI V2.0 specification.
- Up to three PCI masters.
- Burst mode PCI accesses to local memory support.
- Combine host CPU sequential writes into PCI burst write

I/O Channel (C-Side)

| C18 | C17 | C16 | C15 | C14 | C13 | C12 | 911 | C10 | 63 | 8 | C7 | 6 | S | 2 | ය | ន | CI | I/O Pin |
|------|------|------|------|------|-------|-----|-----|-------|-------|------|-----------|------|------|------|------|------|------|-------------|
| SD15 | SD14 | SD13 | SD12 | SD11 | SD10 | SD9 | SD8 | -MEMW | -MEMR | LA17 | LA18 | LA19 | LA20 | LA21 | LA22 | LA23 | SBHE | Signal Name |
| 5 | 5 5 | 5 5 | 58 | 5 5 | 5 | 5 5 | 5 5 | 5 5 | 5 5 | 5 5 | 5 5 | 5 8 | 5 5 | 5 5 | 5 5 | 5 8 | 5 | VO |

26

consuming cache invalidation cycle. For the card with its own would write to, set it to non-cacheable or write-through would mastering add-on cards. For the memory region that bus master memory mapped overlay to the system memory, holes can be enabled Two DRAM control regions can be selected to adapt the bus to allow accessing to the memory on the ISA or VESA bus. improve bus bandwidth owing to the elimination of the time-

> The following table summarizes the pin assignments for VESA VLbus connector.

VL-bus (side A)

| I/O Pin | Signal Name | |
|----------|-------------|--|
| 21 | CD1 | |
| | CD3 | |
| _ ≥3 | GROUND | |
| | CD5 | |
| A5 | CD7 | |
| _ A6 | CD9 | |
| A7 | CD11 | |
| _ & | CD13 | |
| - A9 | CD15 | |
| A10 | GROUND | |
| - A11 | CD17 | |
| | POWER | |
| A13 | CD19 | |
| A14 | CD21 | |
| A15 | CD23 | |
| A16 | CD25 | |
| A17 | GROUND | |
| A18 | CD27 | |
| A19 | CD29 | |
| A20 | CD31 | |
| - A21 | CA30 | |
| | CA28 | |
| A23 | CD26 | |
| A24 | ം | |
| A25 | ဂ | |
| A26 | _ 0 | |
| A27 | _ | |
| A28 | CA20 | |

24

The Central Processing Unit

The Pentium processor is the next-generation member of 80486 family of microprocessors. It contains all of the features of the 80486 and provides significant enhancments and additions. It is 100% binary compatible with the X86 CPU.

The superscalar architecture of the Pentium processor contains two instruction pipelines and floating-point unit on the Pentium processor are capable of independent operation. Each pipeline issues hit instructions in a single clock. The dual pipes can issue two integer instructions in one clock, or one floating-point instruction in one clock.

The branch prediction unit includes two prefech buffers, one to prefetch code in a linear fashion, and one to prefetch code according to the Branch Target Buffer so that the needed code is almost always prefetched before it is needed for execution.

The floating point unit is redesigned and runs at least three times faster than 80486.

The Pentium processor includes separate 8K code cache and 8K write-back data cache. Each cache is 32 byte line size and is 2-way set associative. The data cache is configurable to be write-back or write-through on a line-by-line basis and follows the MESI protocol. The code cache is a write-protected cache.

The Pentium processor has widen the data bus to 64 bits to improve the data transfer rate. Burst read and burst writeback cycles are supported by the Pentium processor.

In summary, the Pentium processor provides an ultimate performance levels and retains compatibility with the existing applications.

2-2

VL-bus (side B)

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | \neg |
|-----|-------|------|------|------|------|------------|--------|------|-------|------|------|------|------|------|--------|------|------|------|------|-------|------|------|--------|-----|-----|-----|-----|-----|-------------|
| 020 | D 3 8 | B27 | B26 | B25 | B24 | B23 | B22 | B21 | B20 | | B18 | B17 | B16 | _ | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | 22 | 踞 | B2 | В1 | I/O Pin |
| | CA19 | CA21 | CA23 | CA25 | CA27 | CA29 | GROUND | CA31 | POWER | CD30 | CD28 | CD26 | CD24 | CD22 | GROUND | CD20 | CD18 | CD16 | CD14 | POWER | CD12 | CD10 | GROUND | CD8 | CD6 | CD4 | CD2 | CD0 | Signal Name |

THIS PAGE IS INTENTIONALLY LEFT BLANK

The following table summarizes pin assignments for PCI local bus connector.

PCI Bus Pinout (side A)

| A30 | A29 | A28 | A27 | A26 | A25 | A24 | A23 | A22 | A21 | A20 | A19 | A18 | A17 | A16 | A15 | A14 | A13 | A12 | A11 | A10 | Α9 | Α8 | Α7 | A6 | A5 | \$ | A3 | & | A1 | I/O Pin |
|--------|--------|--------|----------|-------|--------|--------|--------|-----------------|----------|--------|----------|--------|------|-----|------|----------|--------|--------|----------|-----|----------|-----|------|-----|----|----------|----------|------|-------|-------------|
| Ground | AD[20] | AD[22] | Reserved | IDSEL | AD[24] | Ground | AD(26) | AD[28] | Reserved | AD[30] | Reserved | Graund | GNT# | \$₹ | RST# | Reserved | Ground | Ground | Reserved | ÷5V | Reserved | +5V | NTC# | NTA | \$ | Reserved | Reserved | +12V | TRST# | Signal Name |
| | | | | | | | | | ٠ | | | | | | | | | | | | | | | | | | | | | |

Appendix A OPERATION AND MAINTENANCE

| Cleaning The Motherboard | Cleaning The "Golden Finger" | Keeping The System Coo L | Static Electricity | |
|--------------------------|------------------------------|--------------------------|--------------------|--|
| 1 | 4-2 | 4-7 | 4-1 | |

Main Memory ErrorB-1 TROUBLESHOOTING

Appendix B

PCI Bus Pinout (side B)

| B29 B30 | B28 | B27 | B26 | B25 | B24 | B23 | B22 | B21 | B20 | B19 | B18 | B17 | B16 | B15 | B14 · | | B12 | B11 | B10 | В9 | B8 | B7 | B6 | B5 | P | B 3 | B2 | B1 | I/O Pin |
|------------------|--------|--------|----------|----------|--------|--------|--------|--------|--------|-----|------|--------|------|--------|----------|--------|--------|---------|----------|---------|------|-------|-----|-----|----------|------------|-----|------|-------------|
| AD[21] AD[19] | Ground | AD[23] | C/BE[3]# | Reserved | AD[25] | AD[27] | Ground | AD[29] | AD[31] | +5V | REQ# | Ground | SEX. | Ground | Reserved | Ground | Ground | PRSNT2# | Reserved | PRSNT1# | NTD# | INTB# | 450 | ¥5¥ | Reserved | Ground | TÇX | -12V | Signal Name |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Note

- Electronic components are sensitive to dust and dirt. Do inspect and clean the computer system regularly.
- 2. Turn off the power whenever you install or remove any connector, memory module and add-on card. Before turning on the power, make sure that all the connectors, memory modules and add-on cards are secured.
- 3. After power is on, wait for a minute. The system BIOS are going through a self-test during this period and nothing is shown on the screen. After the self-test, the system BIOS will initialize the display adaptor and show messages.
- 4. The SIMM sockets are fragile device. Do not force the SIMM modules into the sockets. It may break the locking latches.

Appendix A Operation and Maintenance

Static Electricity

When installing or removing any add-on card, DRAM module or processor, you should discharge the static electricity on your body. Static electricity is dangerous to electronic device and can build-up on Static electricity is dangerous to electronic device and can build-up on your body. When you touch the add-on card or motherboard, it is yield to damage the device. To discharge the static electricity, touch the metal of your computer. When handling the add-on card, don't contact the components on the cards or their "golden finger". Hold the cards by their edges.

Keeping The System Cool

The motherboard contains many high-speed components and they will generate heat during operation. Other add-on cards and hard disk drive can also produce a lot of heat. The temperature inside the computer system may be very high. In order to keep the system running stably, the temperature must be kept at a low level. A easy running stably, the temperature must be kept at a low level. A easy way to do this is to keep the cool air circulating inside the case. The power supply contains a fan to blow air out of the case. If you find that the temperature is still very high, it would be better to install another fan inside the case. Using a larger case is recommended if there are a number of add-on cards and disk drives in the system.

Appendix B Troubleshooting

Main Memory Error

After power up, the monitor remains blank, and there are beep sounds indicating a main memory failure. In this case, turn off the power and remove all SIMM modules. Carefully place the modules back to the sockets and make sure that all the modules are locked by the

locking latches firmly.

In some other cases, the total memory found by the BIOS is different from the actual amount of memory on board. (Note that 128K bytes memory is reserved for the shadow RAM function and will not be counted by the BIOS). It is also a memory failure and you can follow the instruction above.