

SysKonnect

SysKonnect a business unit of Schneider & Koch & Co. Datensysteme GmbH Siemensstraße 23 D-76275 Ettlingen Tel. 0 72 43 / 50 2100 Fax 0 72 43 / 50 29 89

> October 16, 1995 Version 1.0

SK-NET FDDI-<x>P Technical Manual

SK internal documentation

Revision History

Revision	Released at	Changes from Previous Release	Remarks
1.0	October 16, 1995	n.a.	First Release after design closing. No prototype available yet.

Related Documentation

"AM79C850 Supernet 3" Preliminary documentation, Issue Date March 1995, Publication # 19574 Rev. Afrom Advanced Micro Devices (AMD)

"Flash Memory Products : 1992/1993 Data Book/Handbook" from Advanced Micro Devices (AMD)

"PCI Local Bus Specification" Revision 2.1, June 1, 1995 from PCI Special Interest Group

"PCI Bios Specification" Revision 2.1, August 26, 1994 from PCI Special Interest Group

"FDDI Station Management : Draft Proposed American National Standard" Rev 7.2, June 25, 1992, X3T9/92-067 and editorial changes -> Rev. 7.3, X3T9.5/93-085

"Fibre Distributed Data Interface (FDDI) - Part1: Token Ring Physical Layer Protocol" ISO 9314-1 :1989

"Fibre Distributed Data Interface (FDDI) - Part2: Token Ring Media Access Control (MAC)" ISO 9314-2: 1989

"Fibre Distributed Data Interface (FDDI) - Part 3: Token Ring Physical Layer Medium Dependent (PMD)" ISO/IEC 9314 -3 : 1990

"FDDI Twisted Pair Physical Layer Medium Dependent (TP-PMD) : Proposed American National Standard" Rev. 2.1 03/01/94

"FDDI Low-Cost Fibre Physical Layer Medium Dependent (LCF-PMD) : Draft Proposed American National Standard for Information Systems" Rev. 2.0, 03/01//94

Current Release

	Approved by	
Hardware Engineer	CF. Ruf	
Software Engineer (if applicable)		
Technical Writer	W. Frank	

Table of Contents

	n	
Physical Blo	ocks	4
2.1	Functional Description	7
2.1.1	ASIC	
2.1.2	Buffer Memory	
2.1.3	SUPERNET 3	
2.1.4	PLC-S	
2.1.5	Transceivers	
2.1.5	Data Path in the NIC's	0
2.1.0	FDDI Domain	8
-	ble Resources Overview	
3.1	Document Conventions	13
3.2	Configuration Space	
	Basics	13
3.3	I/O Space and	
	Memory Space	
	Basics	15
3.3.1	I/O Access	16
3.3.2	Memory Access	16
3.4	Principles of Operation	17
3.5	Buffer Management Unit	
3.6	Descriptor Chains	18
3.6.1	Descriptor Entries in Detail	
3.6.2	BMU Operation	
3.6.3	BMU Related Registers	
3.6.4	Subsequent BMU Operations	
3.6.5	Bus Master Operation	
3.6.6	Arbiter	
3.7	Data Transfer	
011	Block Diagram	33
3.7.1	Multiplexers	
3.7.2	FIFOs	
3.7.3	Host Processor Interface (HPI)	
3.8	SUPERNET 3	
3.8.1	PLC-S,	50
5.0.1	DAS NIC	26
3.9		
3.9	Hardwired Values	
3.9.1		
	Flash EPROM (FPROM)	
3.9.3	FPROM Loader	
3.9.4	FPROM Loader	
3.9.5	Initialization by Software	
3.10	Reset Behavior	
3.11	Parity Generation/Control	42
Configuration	on Space	. 44

5.1 Addressing the Control Register File	48 49 50
4.0.2 Command Register 4 4.0.3 Status Register 4 4.0.4 Cache Line Size, Latency, 4 4.0.5 Interrupt, Min_Gnt, Max_Latency 5 4.0.6 Base Address Register 5 4.0.7 Expansion ROM Base Address 5 4.0.8 Our_Register 5 4.0.8 Our_Register 6 5.1 Addressing the Control Register File 6 5.1 Addressing the Control Register Stack- 6 5.1.1 Register Address Port (RAP) 6 5.2 Various Registers 6 5.2.1 Control Register (DAS) 6 5.2.2 Control Register (DAS) 6 5.2.3 LED Register 6 5.2.4 Interrupt Source Register 6 5.2.5 Interrupt Mask Register 6 5.2.6 MAC-Address Registers 6	48 49 50
4.0.3 Status Register	49 50
4.0.4 Cache Line Size, Latency, Header Type, and BIST	50
Header Type, and BIST. 5 4.0.5 Interrupt, Min_Gnt, Max_Latency 5 4.0.6 Base Address Register 5 4.0.7 Expansion ROM Base Address 5 4.0.8 Our_Register 5 Control Register File 6 5.1 Addressing the Control Register File. 6 5.1 Addressing the Control Register File. 6 5.1.1 Register Address Port (RAP). 6 5.2 Various Registers. 6 5.2.1 Control Register (DAS) 6 5.2.3 LED Register 6 5.2.4 Interrupt Source Register 6 5.2.5 Interrupt Mask Register 6 5.2.6 MAC-Address Registers. 6	
4.0.5 Interrupt, Min_Gnt, Max_Latency	
4.0.6 Base Address Register 5 4.0.7 Expansion ROM Base Address 5 4.0.8 Our_Register 5 Control Register File - The Entire Register Stack- 6 5.1 Addressing the Control Register File. 6 5.1 Addressing the Control Register Address Port (RAP). 6 5.2 Various Registers. 6 5.2.1 Control Register (DAS) 6 5.2.3 LED Register 6 5.2.4 Interrupt Source Register 6 5.2.5 Interrupt Mask Register 6 5.2.6 MAC-Address Registers. 6	52
4.0.7 Expansion ROM Base Address 5 4.0.8 Our_Register 6 Control Register File - The Entire Register Stack- 6 5.1 Addressing the Control Register File. 6 5.1 Addressing the Control Register File. 6 5.1.1 Register Address Port (RAP). 6 5.2 Various Registers. 6 5.2.1 Control Register (DAS) 6 5.2.3 LED Register 6 5.2.4 Interrupt Source Register 6 5.2.5 Interrupt Mask Register 6 5.2.6 MAC-Address Registers. 6	
4.0.8 Our_Register	
- The Entire Register Stack-	
5.1 Addressing the Control Register File 5.1.1 Register Address Port (RAP) 5.2 Various Registers 5.2.1 Control Register 5.2.2 Control Register (DAS) 5.2.3 LED Register 5.2.4 Interrupt Source Register 5.2.5 Interrupt Mask Register	
Control Register File	0
5.1.1 Register Address Port (RAP)	
5.2 Various Registers	
5.2.1 Control Register	
5.2.2 Control Register (DAS) <t< td=""><td></td></t<>	
5.2.3 LED Register	
5.2.4 Interrupt Source Register <	
5.2.5 Interrupt Mask Register	
5.2.6 MAC-Address Registers	
5.2.7 Interface Type Register	
5.2.8 SUPERNET 3	
5.2.9 DAS Extension PLC-S	
5.2.10 Timer	59
5.2.11 Watchdog	
5.2.12 Restricted Token Monitor	
Electrical Interfaces 7	'3
6.1 PCI Bus Connector	73
6.2 Mini DIN 6 Receptacle	73
6.3 Copper Interfaces	
Pin Assignment	74
Technical Data	6'
7.1 Standards Compliance	76
Appendix A:	
Control Register File 7	8
Appendix B	
Testing the NIC 8	84
9.0.1 Test Control Register	34
9.0.2 Test FPROM Loader	
9.0.3 Test Downcounters	
(Timer, Watchdog, RTM)	
9.0.4 Test BMU Data Tranfer	

List of Tables

		Introduction	1
		Physical Blocks	4
		Programmable Resources Overview 1	3
Table	1:	Notations	
Table	2:	Descriptor: Own_Bit	20
Table	3:	Transmit Descriptors	21
Table	4:	Receive Descriptor	23
Table	5:	Receive /Transmit Queue	
		Register Structure	27
Table	6:	BMU	
		Control/Status Registers	28
Table	7:	<xxx></xxx>	
		Queue Flag Register	29
Table	8:	Data Structure of	
		Initialization Values in the FPROM	88
Table	9:	FPROM Address	
		Register/Counter	39
Table	10:	Initialization Mode Register 1 4	
Table		Initialization Mode Register 2 4	10
Table		Initialization Mode Register 3 4	11
Table		Frame Threshold Register	
Table	10.	-	
		CONNOUS ANOT SUACE 4	4
		Configuration Space 4	
Table		Configuration Registers 4	4
Table	15:	Configuration Registers	4 5
Table Table	15: 16:	Configuration Registers.	4 15 15
Table Table Table	15: 16: 17:	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4	4 15 15
Table Table Table Table	15: 16: 17: 18:	Configuration Registers.	4 15 15
Table Table Table	15: 16: 17: 18:	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4	14 15 15 16
Table Table Table Table Table	15: 16: 17: 18: 19:	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4	14 15 15 16
Table Table Table Table	15: 16: 17: 18: 19:	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4	14 15 16 16
Table Table Table Table Table Table	15: 16: 17: 18: 19: 20:	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4	14 15 16 16
Table Table Table Table Table	15: 16: 17: 18: 19: 20:	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4	14 15 16 16
Table Table Table Table Table Table	15: 16: 17: 18: 19: 20:	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4 (upper byte of class code) 4	14 15 16 16
Table Table Table Table Table Table	15: 16: 17: 18: 19: 20: 21: 22:	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4 (upper byte of class code) 4 Revision ID Register 4	14 15 16 16 17
Table Table Table Table Table Table	15: 16: 17: 18: 19: 20: 21: 22:	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4 (upper byte of class code) 4 Revision ID Register 4 Command Register 4	14 15 16 16 16 17 17
Table Table Table Table Table Table	 15: 16: 17: 18: 19: 20: 21: 22: 23: 	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4 (upper byte of class code) 4 Revision ID Register 4	14 15 16 16 16 17 17
Table Table Table Table Table Table	 15: 16: 17: 18: 19: 20: 21: 22: 23: 24: 	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4 (upper byte of class code) 4 Revision ID Register 4 Command Register 4	14 15 16 16 17 17 18 19
Table Table Table Table Table Table Table Table Table	 15: 16: 17: 18: 19: 20: 21: 21: 22: 23: 24: 25: 	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4 (upper byte of class code) 4 Revision ID Register 4 Status Register 4	14 15 16 16 17 17 18 19 50
Table Table Table Table Table Table Table Table Table Table	 15: 16: 17: 18: 19: 20: 21: 21: 22: 23: 24: 25: 26: 	Configuration Registers.4Vendor ID4Device ID.4Subsystem Vendor ID4Subsystem ID.4Programming Interface(lower byte of class code)4Sub Class Register(middle byte of class code)4Base -Class Register(upper byte of class code)4Revision ID Register4Command Register4Cache Line Size Register5	14 15 16 16 17 17 18 19 50
Table Table Table Table Table Table Table Table Table Table	 15: 16: 17: 18: 19: 20: 21: 21: 22: 23: 24: 25: 26: 27: 	Configuration Registers.4Vendor ID4Device ID.4Subsystem Vendor ID.4Subsystem ID.4Programming Interface(lower byte of class code)4Sub Class Register(middle byte of class code)4Base -Class Register(upper byte of class code)4Revision ID Register4Command Register4Status Register4Cache Line Size Register5Latency Timer Register5	14 15 16 16 17 17 18 19 50 151
Table Table Table Table Table Table Table Table Table Table	 15: 16: 17: 18: 19: 20: 21: 21: 22: 23: 24: 25: 26: 27: 28: 	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4 (upper byte of class code) 4 Revision ID Register 4 Command Register 4 Cache Line Size Register 5 Header Type Register 5	14 15 16 16 17 17 18 19 50 51 51
Table Table Table Table Table Table Table Table Table Table Table	 15: 16: 17: 18: 19: 20: 21: 21: 22: 23: 24: 25: 26: 27: 28: 29: 	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4 (upper byte of class code) 4 Revision ID Register 4 Command Register 4 Cache Line Size Register 5 Latency Timer Register 5 Interrupt Pin Register 5 Interrupt Pin Register 5	14 15 16 16 17 17 18 19 50 15 1 51 51 52
Table Table Table Table Table Table Table Table Table Table Table Table	 15: 16: 17: 18: 19: 20: 21: 22: 23: 24: 25: 26: 27: 28: 29: 30: 	Configuration Registers. 4 Vendor ID 4 Device ID. 4 Subsystem Vendor ID 4 Subsystem ID. 4 Programming Interface 4 (lower byte of class code) 4 Sub Class Register 4 (middle byte of class code) 4 Base -Class Register 4 (upper byte of class code) 4 Revision ID Register 4 Command Register 4 Cache Line Size Register 4 Latency Timer Register 5 Interrupt Pin Register 5 Interrupt Line Register 5	14 15 15 16 16 17 17 18 19 51 51 51 52 52
Table Table Table Table Table Table Table Table Table Table Table Table	 15: 16: 17: 18: 19: 20: 21: 21: 22: 23: 24: 25: 26: 27: 28: 29: 30: 31: 	Configuration Registers.4Vendor ID4Device ID.4Subsystem Vendor ID4Subsystem ID.4Programming Interface(lower byte of class code)4Sub Class Register(middle byte of class code)4Base -Class Register(upper byte of class code)4Revision ID Register4Command Register4Cache Line Size Register5Latency Timer Register5Interrupt Pin Register5	14 15 15 16 16 17 17 18 19 05 1 51 25 25 25 25 25 25 25 25 25 25 25 25 25

Table	33:	Base Address Register (1st) 54
Table		Base Address Register (2nd) 55
Table	35:	Expansion ROM
		Base Address Register 55
Table	36:	Our_Register
		Control Register File
		- The Entire Register Stack 60
Table	37.	Register Address Port (RAP) 60
Table		Control/Status Register 61
Table	39:	Control Register (DAS)
Table	40:	LED Register
Table	41:	Interrupt
		Source Register 63
Table	42:	Interrupt
		Mask Register 65
Table		MAC Address Registers
Table		Interface Type Registers 67
Table		PMD Type Coding 67
Table		Connector Type Coding 68
Table	47:	SUPERNET 3
Table	10.	Example Register
Table	40.	Example Register
Table	1Q·	Timer Registers
Table		Watchdog
Table		Restricted Token Monitor
		Electrical Interfaces 73
T .I.I.	50	
Table Table		PCI Bus Signals
Table		Pin Assignment MiniDin6 73 TP-PMD Interface Pin Assignment 74
Table	54.	-
		Technical Data 76
Table	55:	Technical Data
Table	56:	Standards Compliance 77
		Appendix A:
		Control Register File 78
Table	57·	Control Register File
Tuble	57.	-
		Appendix B
		Testing the NIC 84
Table	58:	Test Control
		Register/Commands 84
Table	5 9 :	FPROM Address
-	(A	Register/Counter 85
Table	60:	Receive/Transmit
Toble	41.	Test Register 1
Table Table		Descriptor State Machines States 87 Transmit Test
ianig	υ2.	Register 2, 3
		$Register \ Z_1 \ J_1 \ I_1 \ I_$

Introduction





1.0

Introduction

October 16, 1995 Version 1.0

SK-NET¹ FDDI-<x>P Technical Manual

This manual describes the hardware of the network interface card "**SK-NET FDDI-<x>P**". It contains a complete description of the card's programming interface. This will enable the software engineer to develop driver and diagnosis software according to the specifications mentioned below.

The "**SK-NET FDDI**-<**x**>**P**" is a highly integrated FDDI controller for PCI Local Bus systems designed to address high-performance system application requirements. The bus master architecture with integrated buffer management provides high system throughput besides minimum CPU and system bus load.

^{1.} SK, SK-NET are trademarks of Schneider & Koch & Co. Datensysteme GmbH and SysKonnect, Inc. All other brand or product names are trademarks or registered trademarks of their respective holders.

SK-NET FDDI-FP, SK-NET FDDI-UP, etc. are interim names. In the market the NICs will be known as SK-<xxxx>, where <xxxx> is a four digit number.

The Network Interface Card (NIC) is designed to meet the PCI Local Bus Specification Version 2.1

The "**SK-NET FDDI**- \langle **x**>**P**" is a Universal Board i.e. it can be operated in both 3.3V and 5V PCI bus connectors respectively. The card's dimensions are those of a PCI short length add-in-board. It is designed for 33MHz bus clock and a 32 bit wide data path.Thus, a max. transfer rate of 132 Mbit/s can be achieved on the PCI bus interface.

"**SK-NET FDDI-**<**x**>**P**" complies with the ANSI X3T9.5¹ specifications for FDDI. This includes Media Access Control (MAC), Station Management (SMT), Physical Layer Control (PLC) and several Physical Medium Dependent (PMD) specifications. There are different NIC versions with different PMDs for attachment to various FDDI cabling plants.

- **u** Multimode optical fiber (62.5/125 μ m or 50/125 μ m)
- □ Low-cost fibre Medium Interface Connector (LCF-MIC; Power budget is that of multimode fibre cabling)
- Category 5 cabling as specified in the TP-PMD standard

The "**SK-NET FDDI-**<**x>P**" supports also the optional "restricted token monitoring" as described in the Ring Management (RMT) part of the SMT specifications. And the Supernet 3 architecture supports the handling of synchronous traffic additionally to the handling of asynchronous network traffic.

The "**SK-NET FDDI**-<**x**>**P**" card runs with the third generation of the AMD SUPERNETTM FDDI controller²: *Supernet 3* and with an Application Specify Integrated Circuit (ASIC) designed by SysKonnect. The card's main hardware components are:


- ASIC interfacing AMD's Supernet 3 to the PCI bus providing:
 - 32 bit bus interface
 - Supporting big/little endian in data pathes for receive and transmit queues
 - High performance bus master architecture with integrated Buffer Management Unit (BMU) for minimum CPU and bus load
 - Individual 128Byte FIFOs for receive queue 1 and 2, for the asynchronous and the synchronous transmit queue providing buffering between PCI Local Bus and buffer memory
 - Supporting misaligned data transfers between system memory and FIFOs
 - Supporting advanced PCI protocol (Memory Write and Invalidate, Memory Read Line and Multiple for cache line sizes up to 16)
 - Parity generating and checking at PCI local bus interface and internal FDDI data paths

^{1.} Since 1994 The ANSI X3T9.5 group works as ANSI X3T12 committee.

^{2.} For detailed information see: "The SUPERNET™ 2 Family for FDDI: 1991 Data Book" from Advanced Micro Devices.

- □ 128Byte buffer memory for receive and transmit queues on-board
- Advanced Micro Devices' SUPERNET3 chip "AM79C850" providing:
 - Buffer memory clock frequency range 12.5 MHz to 25 MHz
 - Full duplex operation: 200 Mbit/s continuous data rate
 - Full support for synchronous transmission
 - Pointers to claim and beacon frame
 - Integrated buffer memory management
 - ANSI compliant TP-PMD Stream Cipher Scrambling/Descrambling
 - Hardware Physical Connection Management support
 - Low power consumption reduction of more than 25% from SUPERNET 2 solution
- □ An additional PLC -S on the Dual Attachment Station (DAS) version of the NIC.
 - ANSI compliant TP-PMD Stream Cipher Scrambling/Descrambling
- □ A connector for an external optical bypass on DAS
- One (two on DAS) Transceiver for attachment to the network. One of
 - Multimode optical fiber (62,5/125 μm or 50/100 μm)
 - Low Cost Fiber MIC multimode fiber power budget
 - Twisted Pair according to the ANSI X3T12 TP-PMD specification.

This survey describes the structure of the "SK-NET FDDI-<x>P" card and the functions of essential card elements. The block diagram displays the



controller's main devices that must be programmed or accessed to operate the card.


- □ Application Specific Integrated Circuit (ASIC)
- Reprogrammable Flash EPROM (FPROM)
- □ Supernet 3 FDDI Controller
- □ 128 KByte Buffer Memory
- Optional PLC (on DAS NICs only)

The following figures show the arrangement of devices for two versions of the NIC as example. (There are more version e.g. the Low-Cost Fibre NIC.)

The **SK-NET FDDI-FP** an FDDI PCI network interface card for multimode optical fiber. Single Attachment Station with FDDI multimode fiber MIC (Medium Interface Connector)

The usage of LEDs is software controlled. For the proposed usage of LED look at section 5.2.3 LED Register on page 62






SK-NET FDDI-<x>P Technical Manual (Version 1.0) - 5 -

The **Sk-NET FDDI-TP** an FDDI PCI network interface card for Category 5 Twisted Pair cabling according to the ANSI TP-PMD specification. Dual Attachment Station with two RJ45 jacks for attachment of TP-PMD Category 5 cabling

> The usage of LEDs is software controlled. For the proposed usage of LED look at section 5.2.3 LED Register on page 62





SK-NET FDDI-<x>P Technical Manual (Version 1.0)

- 6 -

2.1 Functional Description	The following gives a short description of the block diagram's components. A more detailed discussion of the logical units most of them implemented in the ASIC is subject of the following chapters. For detailed information about the SUPERNET 3 internals you must refer to AMD's manuals. Infor- mation about SUPERNET 3 beyond the interface to the ASIC is out of the scope of this manual.
2.1.1 ASIC	 The Application Specific Integrated Circuit (ASIC) directly interfaces the PCI local bus on one side and the FDDI devices on the other side. It comprises the main control units of the network interface card. The initialization values for the registers implemented in the ASIC are hardwired or can be overwritten by initialization values from the FPROM. The ASIC contains the following main logical units: Bus Interface Unit (BIU) interfacing the PCI Local Bus Buffer Management Unit (BMU) accessing data structures in the host memory Host Processor Interface (HPI) Configuration Registers Control Register File
2.1.2 Buffer Memory	The " SK-NET FDDI- < x > P " controller comes with a 128-Kbyte SRAM for frame buffering. The buffer memory is controlled by the SUPERNET 3.
2.1.3 SUPERNET 3	The SUPERNET 3 chip AM79C850 controls access to the medium. This implementation complies with the ISO 9314 specification. The SUPERNET 3 is derived from its predecessor the SUPERNET 2 chipset. SUPERNET 3 integrates and enhances the functions of its predecessors. On the " SK-NET FDDI-<x>P</x> " network interface card the FORMAC Plus operates at 25 MHz in tagged ¹ mode. In the card's DAS version the MAC unit has no access to data transferred on the secondary ring. The SUPERNET 3 puts data or receives data from the primary ring. The secondary ring can be used as a redundant backup ring only. This can also be seen from the figures showing the data path on the FDDI part of the NIC, starting on the following page.
2.1.4 PLC-S	Only on the DAS (Dual Attachment Station) versions of " SK-NET FD- DI-<x>P</x> " an additional PLC-S (Physical Layer Controller) is mounted on the NIC ² . As the PLC -S in the SUPERNET 3 chip the additional PLC -S supports ANSI compliant TP-PMD Stream Cipher Scrambling/Descrambling
	2. The PLC-S for the SAS is integrated in the SUPERNET 3.


2	.1.5 Transceivers	The are several transceivers foreseen for different cabling plants:
		Multimode Fibre ODL (Optical Data Link) for 62.5µm/125µm (or 50µm/125µm) core/cladding ratio <u>Connector:</u> FDDI MIC (Medium Interface Connector)
		Multimode Fibre ODL, however with <u>Connector:</u> LCF MIC (Duplex SC Connector)
		Cooper interface for Category 5 cabling according to X3T12 TP-PMD specification. <u>Connector:</u> RJ45 jack
2.1.6 Dat	a Path in the NIC's FDDI Domain	Details on data paths between SUPERRNET 3, the additional PLC (Physical Layer Controller) on DAS, and the transceivers - the attachment of the SUPERNET 3' receive and transmit buses, are sketched in the following.







THRU State


THRU is the normal operational state of the NIC's DAS version. Data is received at the station's A port and transmitted at the station's B port.






The DAS NIC is operated in WRAP A state, e.g. if the A port can not connect to the neighbor port or if the connection was broken. Data is received at the B port, handled by the MAC unit and transmitted at the B port.





The DAS NIC is operated in WRAP B state, e.g. if the B port can not connect to the neighbor port or if the connection was broken. Data is received at the A port, handled by the MAC unit and transmitted at the A port.

In the isolated state, there are loopbacks at all PLCs on the NIC. For example for the DAS:



Isolated

State

3.0 Programmable Resources Overview

Document Conventions

3.1

The PCI specification provides three different information spaces and different methods to access and control a NIC via the PCI bus:

- Configuration Space (Hardware access methods are Configuration Read and Configuration Write cycles)
- □ The Memory Space (There are several hardware access Methods on the PCI bus e.g. Memory Read, Memory Read Multiple,)
- I/O Space (translates to I/O Read, I/O Read Write cycles on the PCI bus)

Starting with this chapter more and more tables will be shown. They are used to list the usage and settings of register, of single bits in registers, etc. To keep tables more compact some abbreviations, special notation will be used:

Write:			
	ne	no effect	
	yes	writable	
	sh	special handling as described in the text of the table	
	exec	execution of this command - may refer to gle bits - the command is executed if the c responding bit is written as 1.	
Read:			
	aw	as written	
	value	as defined by itself	
Commands			
Commands are executed, if the appropriate bit is set. Read value as defined.			
	Exclusive Commands (e.g. Start/Stop, ON/OFF (usually two bits)		
Commands are executed, if appropriate bit is set to 1. Setting both commands to 1, has no effect. Status is readable: 0b01 or 0b10.			
Table 1: Notations			

3.2 Configuration Space Basics

Providing configuration information and supporting access to configuration information is mandatory for a PCI NIC. The configuration space comprises information and writable registers to identify the NIC, to store the memory and I/O addresses assigned by the system's start-up routines — all the information required to map the NIC seamless into the PCI bus system.

The Configuration Space is usually accessed using BIOS routines as de-
scribed in the PCI BIOS specification. The Configuration Space of e.g. a NIC
is addressed by selecting the IDSEL (detected by reading the unique Device
ID)+ an address in the 256 Byte configuration space address range. This
translates to Configuration Read/Configuration Write cycles executed on
the PCI bus hardware level.

The "**SK-NET FDDI-**-**x>P**" is responding to type 0 configuration accesses, i.e. AD < 1..0 > = "00", IDSEL# asserted. The NIC does not support burst transfers from/to the configuration space. To burst transfer PCI bus cycles it responds with a disconnect with the first data transfer.

The Configuration Space can be accessed with 8-bit, 16-bit, or 32-bit transfers. On read transactions all data is driven as defined for full 32-bit accesses independent of BE<3..0>*.

(As described later the Configuration Space of the "**SK-NET FDDI-<x>P**" can be accessed also via I/O or Memory accesses. Not recommended — for test purposes only.)

The "**SK-NET FDDI-<x>P**" provides optional access to an Expansion ROM. The base address is assigned by the PCI system and deposited in the configuration space.

The base addresses for I/O and Memory access are also assigned by the PCI system and deposited in the configuration space.

Besides this mandatory configuration information in the configuration space header, the "**SK-NET FDDI-<x>P**" provides optional access to an 32-bit register called "*Our_Register*" in the device dependent region of the NIC's configuration space.

Our_Register contains settings that are important for initialization and not for run time. For example *Our_Register* contains a flag that enables/disables booting from a Boot ROM.

Intention Values of *Our_Register* may be configured after installation of the NIC, when it is installed and configured the first time. The PCI specification Vers. 2.1 specifies an mechanism similar to the configuration of EISA NICs in EISA bus system.

From the *UDF* bit in the configuration space header the PCI system recognizes that User Defined Features (UDF) - e.g. booting from a Boot PROM or not - are available for this NIC. These features will be provided to the user installing the NIC by a configuration utility. The user can select between the various offered options. The configuration utility is provided by the computer system. It reads the optional features from a PCI Configuration File (PCF) provided by the NIC manufacturer.

(For this feature the *UDF* bit must be set to 1 in the FPROM. This is not foreseen for the first series of "**SK-NET FDDI-<x>P**" NICs but can be changed by setting the initialization value of the FPROM correspondingly. Additionally a PCF must be provided.) Access to the Expansion ROM information and to *Our_Register* is optional, i.e. there are flags to enable/disable access to these registers. If they are disabled they behave like reserved registers.

A detailed description of the NIC's configuration space will be given in chapter chapter 4.0 Configuration Space on page 44.

The "**SK-NET FDDI-**<**x**>**P**" registers can be mapped in both I/O space¹ and Memory space. It depends on some initialization values whether the NIC requests I/O mapping, Memory mapping or both.

As designed the "**SK-NET FDDI-**<**x**>**P**" could also be operated mapped to the I/O space only, or mapped to the Memory space only. The PCI specification "highly recommends" mapping to the Memory space over mapping to the I/O space. As default the "**SK-NET FDDI-**<**x**>**P**" is mapped to both spaces simultaneously. The NIC claims

256 Byte of 32bit I/O space and

3.3 I/O Space and

Memory Space

Basics

□ 2 KByte of 32bit Memory space

A memory base address and an I/O base address are assigned to the NIC by the system software. The assigned base addresses are written to the configuration space header.

Thus, you can access the NIC's registers, e.g. control/status registers, timer, interrupt mask and source register, etc. either via I/O accesses or Memory accesses.

All the registers of the "**SK-NET FDDI-**<**x**>**P**" are comprised in the Control Register File. Also the Configuration Space registers are mapped in the Control Register File.

If the NIC is mapped into both, the Control Register File can be accessed via I/O accesses and via Memory accesses. With both types of access you operate on the same registers.

The Control Register File comprises all control information necessary to operate the NIC. For example some control functions:

- □ Control of the various state machines realized in the ASIC
- Control of data transfer between the host memory and the on-board buffer memory.
- □ Control of the SUPERNET 3 chipset
- □ Interrupt sources and interrupt mask
- On-board timer
- **D**
- □ All you need to operate the card

^{1.} Originally, the NIC was designed not to request I/O space by default. Thus there's a default value of "0" in bit 0 of the I/O base address register. However this "default value" will be overwritten by a default value of "1" specified in the FPROM. Both I/O and Memory accesses are foreseen by the hardware of the "**SK-NET FDDI-<x>P**". It's just a question of initialization and setting default values via the FPROM.

3.3.1 I/O Access	The registers mapped in the I/O space have to be accessed with the mini- mum data width, i.e. 8-bit, 16-bit, or 32-bit transfers as the registers are defined. If the I/O resources are targeted for a burst operation on the PCI bus, they respond with a disconnect with the first data transfer. On read transactions, all data is driven as defined for full 32-bit accesses independent of BE<30>*.
3.3.2 Memory Access	There are two accessible resources: Memory mapped registers (Control Register File)
	Expansion ROM (FPROM)
	The registers mapped in the Memory space have to be accessed with the minimum data width, i.e. 8-bit, 16-bit, or 32-bit transfers as the registers are defined. The Expansion ROM can be accessed with 8bit, 16bit, or 32bit transfers.
	If the Memory space is targeted for a burst operation on the PCI bus, it responds with a disconnect with the first data transfer. On read transactions, all data is driven as defined for full 32-bit accesses independent of $BE<30>*$.

3.4 Principles of Operation	 When looking more detailed at the Control Register File all the registers controlling single actions as switching LEDs on/off, clearing interrupts, resetting the NIC will be explained when listing the registers. This chapter deals with some main design ideas of the "SK-NET FDDI-<x>P".</x> Transfer of FDDI frames from the SUPERNET 3 chipset to the host memory and vice versa — how to transfer data along the PCI bus. This includes description of Buffer Management Unit (BMU) Queues, FIFOs, Host¹ Processor Interface Initialization — FPROM Loader Reset Behavior Parity Generation
	The main task of the ASIC is to transfer data between the FDDI part of the NIC operating at 25 MHz along the PCI bus operating at a max. of 33 MHz. To complicate this, there may be concurrent request to transfer data in different queues (synchronous/asynchronous) in both directions, and
	To accomplish this task the Bus Interface Unit (BIU) Master state machine implemented in the ASIC operates as bus master on the PCI bus. The Buffer Management Unit (BMU) also implemented in the ASIC controls read and write action on the host memory. (Please note that the BMU operates with addresses in the host memory, not on the on-board buffer memory as one may guess from the name. The on-board buffer memory is managed by the SUPERNET 3 chip.)
	Roughly speaking the BMU cares for addresses and data fragment length, while the BIU master state machine, several independent FIFOs and control logic care that data is transferred as contiguous fragments from/to the FDDI side (25 MHz) over the PCI bus (33MHz) to/from the host memory.
	Receive FIFOs gather "low" bandwidth data on the FDDI side sending them to the host memory in PCI burst transfers. Transmit FIFOs are filled by "high" bandwidth PCI bursts. They forward data to the lower bandwidth FDDI devices.
3.5 Buffer Management Unit	The " SK-NET FDDI-<x>P</x> " provides various ways to transfer data. E.g. single registers of the SUPERNET 3 chipset can be read/written allowing transfer of single words. This may be useful for diagnosis software.
	For normal operation the recommended method is preparing data structures in the host memory -called descriptors- according to the rules described in the following. Then invoke the NIC's BMU to read the descriptor, and trans- fer the data fragments or total frames from/to the buffer memory which is controlled by the SUPERNET 3 chip.
	Frame, data handling in the buffer memory is done by the SUPERNET 3. On the other side, in the host memory, the driver must prepare data structures, deposit or read data and handle the descriptors.
	1. The expression 'host' may be misleading in this context. It is derived from the SUPERNET 3 terminology. Think of it as the SUPERNET's interface to the host side.

The main information required by the BMU is deposited in the $4\times\!\!32$ bit descriptors. Since the NIC supports four data queues:

- □ Receive Queue 1
- □ Receive Queue 2
- □ Asynchronous Transmit Queue
- **G** Synchronous Transmit Queue

there are four independent BMUs. Concurrent actions are controlled by an arbiter attached to them.


For each queue at least one descriptor structure is required in the host memory. Usually for each queue a chain of descriptors is build in the host memory. The descriptor structure provides the following informations to the BMU:

- An Own_Bit indicating whether the host (driver software) or the BMU owns the current descriptor
- Buffer address (address of data to be transferred)
- □ Buffer length (number of bytes to be transferred)
- □ Address of next descriptor in the chain.


3.6 Descriptor Chains

Thus, for each of the four queues a chain of descriptors should be build, preferably at driver initialization time. It's also possible (not necessary) to chain the descriptors in a descriptor ring as sketched in the following figure.


Chained Descriptors for Receive Queue 1




Chained Descriptors for Receive Queue 2



Chained Descriptors for Synchronous Transmit Queue



Chained Descriptors for Asynchronous Transmit Queue



After setting up the descriptor chains, the address of the first descriptor of each queue must be written in the corresponding Control Register File once, to initialize the Current Receive/Transmit Descriptor Address. Later on the BMU reads descriptor addresses and updates the information in the Control Register File - together with additional information and control bits to handle the BMU mechanism. See section 8.0 *Appendix A: Control Register File* and Table 5: *Receive /Transmit Queue Register Structure* on page 27.

The number of descriptors for a queue is theoretically unlimited. The size of a message descriptor is 4×4 bytes. The descriptors have to be located on 16 byte boundaries.

Hardware details: Buffer management is implemented for each queue separately, i.e. the BMU is four independent BMUs. The BMUs are structured similar. The BMUs for the Receive Queues are identical in detail and the BMUs for the Transmit Queues are identical in detail.

Own_Bit The Own_Bit indicates ownership i.e. the right to change the descriptor contents.

Value	Meaning
0	host is owner of the descriptor After writing/updating the descriptor the host relin- quishes the descriptor to the BMU by setting the Own_Bit to "1".
1	BMU is owner of the descriptor After writing/updating the descriptor the BMU relin- quishes the descriptor to the host by setting the Own_Bit to "0".

Table 2: Descriptor: Own_Bit

After building, initializing the descriptor chains, receive queue descriptors should be owned by the BMU, transmit queue descriptors should be owned by the host. And the BMU Control/Status registers of each queue should contain the address of a descriptor, the "current descriptor".

Besides the Own_Bit some bits of the descriptor are set only by the host (while he is the owner) some bits are set only by the BMU owning the descriptor.

3.6.1	Descriptor En	tries in Detail	scri	, descriptors for transmit queues slightly differ front to the table lists the entries of the TBCTRL (The sters		
	Bit	Name		Description	Address	Defined by
	TBCTRL	Transmit Buffe	r Con	trol register	base	
	31	Own_Bit		 = 0 host is owner = 1 the BMU is owner After setting all other bytes of a descriptor, the host sets the Own_Bit to "1" for relinquishing the descriptor to the BMU. After writing all other bytes of a descriptor, the BMU sets the Own_Bit to "0" for relinquishing the descriptor to the host. 		host BMU
	30	STF		Start of Frame indicates that this is the first descriptor used by the BMU for this frame. True, if = 1		host
	29	EOF		End of Frame indicates that this is the last descriptor used by the BMU for this frame. If EN_IRQ_EOF and EOF are set, an interrupt IRQ_EOF is generated after relinquishing this descriptor. True, if = 1		host
	28	EN_IRQ_EOB		If EN_IRQ_EOB is set, an interrupt IRQ_EOB is initiated after relinquishing this descriptor. True, if = 1		host
	27	EN_IRQ_EOF		Enable IRQ_EOF, see EOF. True, if = 1		host
	2624	SW<20>		May be used for software purposes. No effect on hardware.		host
	2316	CHECK		If the BMU is reading a descriptor owned by the BMU with a value different to 0x55, an interrupt IRQ_CHECK_TX is generated and no further descriptors are read (Supervisor state machine defaults to IdIe).		host
				Table 3: Transmit Descriptors		

Functions

Bit	Name	Description	Address	Defined by
150	TBBC	Transmit Buffer Byte Count. Defines the number of data, which are read from host memory.		host
310	TXDSCR	Transmit Descriptor as defined by SUPERNET 3. Appended to transmit data of this buffer, if EOF is set. Note: Software has to ensure consistence with settings of byte counts for that frame.	base + 0x4	host, if EOF is set
310	TBADR	Transmit Buffer Address (Address in the host memory where the BMU gets data from)	base + 0x8	host
310	NTDADR	Next Transmit Descriptor Address	base + 0xc	host

Table 3: Transmit Descriptors

Functions

Bit	Name	Name Description		Defined by
RBCTRL Receive Buffer Control register			base	
31	Own_Bit	 = 0 host is owner = 1 the BMU is owner After setting all other bytes of a descriptor, the host sets the Own_Bit to "1" for relinquishing the descriptor to the BMU. After writing all other bytes of a descriptor, the BMU sets the Own_Bit to "0" for relinquishing the descriptor to the host. 		host BMU
30	STF	 =1 indicates that with this data fragment (or frame) a new frame starts = 0 data fragment is not a start of frame fragment 		host BMU
		Start of Frame is coming with two functions: - Defined by the host: If set, the BMU is allowed to use this descrip- tor for the start of a received frame. If not set, the BMU does nothing but relin- quishing the descriptor back to the host and reading the next descriptor. This way the BMU reads descriptors until one with STF set is found.		
		- Defined by the BMU: Start of Frame is set, if the descriptor is hold- ing the start of a received frame. Valid, when the Own_Bit is set to "0" by the BMU.		
29	EOF	End of Frame indicates that this is the last descriptor used by the BMU for this frame. If EN_IRQ_EOF and EOF are set, an interrupt IRQ_EOF is generated after relinquishing this descriptor. Valid, when Own is set to "0" by the BMU.		BMU
28	en_irq_eob	= 0 interrupt disabled= 1 interrupt enabled		host
		If EN_IRQ_EOB is set, an interrupt IRQ_EOB_RCV_1 is generated after relin- quishing this descriptor.		

Functions

	1	,		I	I
Bit	Name		Description	Address	Defined by
27	EN_IRQ_EOF		= 0 disable interrupt IRQ_EOF= 1 enable IRQ_EOF, see EOF.		host
26	Dev_0		 = 0 normal operation mode = 1 do not actually transfer data to the system memory 		host
2524	SW<10>		May be used for software purposes. No effect on hardware		host
2316	СНЕСК		If the BMU is reading a descriptor owned by the BMU with a value different to 0x55, an interrupt IRQ_ERR_ <xxx> is generated and no further descriptors are read (Supervisor state machine defaults to idle state).</xxx>		host
150	RBBC		Receive Buffer Byte Count The host is defining the length of the buffer provided to the BMU. Max. length is restricted by the max. FDDI frame length. The BMU is rewriting the real number of bytes written to the buffer (valid, when the Own_Bit is set to "0" by the BMU)		host NIC
310	RFSW		Receive Frame Status Word as defined by SUPERNET 3 (including length). Valid, when own is set to "0" by the BMU and EOF is set.	base + 0x4	NIC
310	RBADR		Receive Buffer Address	base + 0x8	host
310	NRDADR		Next Receive Descriptor Address	base + Oxc	host
			Table 4: Receive Descriptor		
 STF and EOF The STF and EOF bits are required since a frame may be stored in non-contiguous fragments in the host memory. To transmit this frame fragment requires its own descriptor. The EOF information in transcriptors is forwarded to the SUPERNET 3. Additionally, the end of the transfer can be indicated by an interrupt. When receiving frames, i.e. transferring a frame from the buffer meet the host memory, the STF, EOF bits are used to guarantee that the from ent of a frame is written to a new contiguous host memory area. I frames or fragments containing the start of a frame, the BMU accereceive descriptors with STF set to "1". Receive descriptors with STF 					frame each transfer de- of the frame memory to he first frag- ea. For new ccepts only

are relinquished to the host and the next receive descriptor is read. The design idea was to enable driver software to write frame headers in the memory areas they want e.g. to the start of new contiguous buffers.

EN_IRQ_EOB	The design idea for the EN_IRQ_EOB interrupt was to give the driver soft- ware control over fragments from received frames e.g. the software provides only small buffers for the frame headers only. The BMU reads a receive de- scriptor with the STF set to "1" pointing to a small buffer area in the host memory. The first fragment, the frame buffer, is transferred, and the BMU reads the next descriptor. However, this descriptor is still owned by the host. Thus no more frame fragments are transferred. Driver software meanwhile interprets the frame header. Then the driver software sets up the receive de- scriptors, starting with the one just read by the BMU. With knowledge about the frame header driver software can provide space for the rest of the frame as appropriate. Then driver software relinquishes the descriptor(s) to the BMU and gives a Start <xxx> command the involved BMU. This causes the BMU to transfer the rest of the frame.</xxx>
DEV_0	The receive descriptor's DEV_0 bit is used to have the BMU reading this de- scriptor performing all the operations but without actually transferring data to the host memory. Setting the DEV_0 flag prevents that data are on the PCI bus, however the entire BMU mechanism is handled as usual, e.g. depend- ing on the interrupt mask, a interrupt may occur.
Check	The Check bits are provided to control the integrity of the descriptors and the BMU transfer mechanism.
RFSW, TXDSCR	The RFSW (Receive Status Word) and the TXDSCR (Transmit Descriptor) contain the address information from or from the SUPERNET 3 - where to read or write the frame on the FDDI side.
	The following is important for driver software:
(F	Take care to write the 32 bit containing the Own_Bit at last in a single action thus relinquishing ownership to the BMU.
	a single action thus reiniquising ownership to the bird.
3.6.2 BMU Operation	The BMU comprises four interacting state machines:
3.6.2 BMU Operation	
3.6.2 BMU Operation	The BMU comprises four interacting state machines:
3.6.2 BMU Operation	The BMU comprises four interacting state machines: Supervisor state machine
3.6.2 BMU Operation	 The BMU comprises four interacting state machines: Supervisor state machine Descriptor read state machine
3.6.2 BMU Operation Supervisor State Machine	 The BMU comprises four interacting state machines: Supervisor state machine Descriptor read state machine Descriptor write state machine
	 The BMU comprises four interacting state machines: Supervisor state machine Descriptor read state machine Descriptor write state machine Transfer state machine Transfer state machine The Supervisor state machine is issuing requests to the descriptor read and write state machines and the transfer state machines. These state machines are reporting the execution of their transaction to the supervisor. The supervisor is requesting a descriptor read, if the command Start <xxx> is given or if the next descriptor is needed after servicing the current descriptor.</xxx>
	 The BMU comprises four interacting state machines: Supervisor state machine Descriptor read state machine Descriptor write state machine Transfer state machine Transfer state machine The Supervisor state machine is issuing requests to the descriptor read and write state machines and the transfer state machines. These state machines are reporting the execution of their transaction to the supervisor. The supervisor is requesting a descriptor read, if the command Start <xxx></xxx>
	 The BMU comprises four interacting state machines: Supervisor state machine Descriptor read state machine Descriptor write state machine Transfer state machine The Supervisor state machine is issuing requests to the descriptor read and write state machines and the transfer state machines. These state machines are reporting the execution of their transaction to the supervisor. The supervisor is requesting a descriptor read, if the command Start <xxx> is given or if the next descriptor is needed after servicing the current descriptor.</xxx> If the descriptor read state machine reads a descriptor owned by the BMU,
	 The BMU comprises four interacting state machines: Supervisor state machine Descriptor read state machine Descriptor write state machine Transfer state machine Transfer state machine is issuing requests to the descriptor read and write state machines and the transfer state machines. These state machines are reporting the execution of their transaction to the supervisor. The supervisor is requesting a descriptor read, if the command Start <xxx> is given or if the next descriptor is needed after servicing the current descriptor.</xxx> If the descriptor read state machine reads a descriptor owned by the BMU, the request for transferring data is issued to the transfer state machine.

Descriptor Read State Machine	The descriptor read state machine is loading the address counter with the current descriptor address, setting the number of bytes to be transferred to 16 and issues a request to perform bus master transfer.
	Note: the 32-bit word containing the Own_Bit is read first.
Transfer State Machine	The Transfer SM loads the address counter with the current receive/transmit buffer address. (buffer in the host memory). It writes the number of bytes to be transferred to buffer byte counter and issues a request to perform bus master transfer of the actual data.
Descriptor Write State Machine	The descriptor write state machine is running up to two transfers: If a fragment is received containing the end of a frame the descriptor write state machine first writes the Receive Frame Status Word (RFSW) in the de- scriptor. For this the descriptor write state machine loads the address counter with the (current descriptor address + 4), sets the number of bytes to be trans- ferred to 4 and issues a request to start bus master transfer. After this the descriptor write state machine has to relinquish the descriptor back to the host. Relinquishing is done in a second independent transfer.
	Descriptor Write state machines in any of the four queues relinquish the de- scriptor back to the host. Writing the 32bit word containing the Own_Bit relinquishes the descriptor to the host:
	The descriptor write state machine loads the address counter with the cur- rent descriptor address, sets the number of bytes to be transferred to 4 and issues a request to perform bus master transfer.
	Closing this transaction, Current Descriptor Address is loaded with Next Descriptor Address .
3.6.3 BMU Related Registers	The following registers are provided to control the operation of each BMU assigned to a queue:
	Receive Queue 1 register block
	Receive Queue 2 register block
	Asynchronous Transmit Queue register block
	Synchronous Transmit Queue register block

All these four blocks have the same structure (shown in the following table). Their location, addresses in the Control Register File is listed in chapter 8.0 Appendix A: Control Register File on page 78

	Byte <3>	Byte <2>	Byte <1>	Byte <0>		
<310>						
<310>	Curren	t Receive/Tra	nsmit Descri	ptor		
<310>	(fo	or control pu	rposes only)	-		
<310>						
<310>	Current Re	ceive/Transm	it Descriptor	Address		
<310>	Current Address Counter					
<310>	Current Byte Counter BMU Control/Status Register Flag Register Test Register 1					
<310>						
<310>						
<310>						
<310>		Test Regi	ster 2			
<310>		Test Regi	ster 3			

Table 5: Receive /Transmit Queue Register Structure

Current receive/transmit descriptors are provided in the register blocks for test purposes only.

The current receive/transmit descriptor address is written by the descriptor write state machine as described before. It is read by the descriptor read state machine. During driver initialization, after setting up the descriptor chains, the current receive/transmit descriptors must be initialized with the address of the first descriptor. Afterwards, the descriptor write state machine is setting the current descriptor address.

Current address counter and current byte counter are provided for the transmit state machine.

The only register in each block that must be written regularly during normal operation is the BMU Control/Status register. It contains the Start <xxx> flag. Writing the Start <xxx> flag causes the supervisor state machine to initiate reading of the current descriptor.


Note that there are <u>four</u> BMU Control/.Status Registers and <u>four</u> Flag Register (shown in the Table 7: *<xxx> Queue Flag Register*), one for each of the four queues. The register structure for each is identical, except for bit3. This location is reserved in the transmit queues, in the receive queues it is used to clear the parity interrupt.

Bit	Name	Description		Read	Reset (SW)
3122	Reserved				
21	Reset Descriptor Clear	Sat/Clear Desat for Descriptors	exec	0b10	0
20	Reset Descriptor Set	Set/Clear Reset for Descriptors		0b01	1
19	Reset FIFO Clear	Cat/Clear Deast for Descriptors	exec	0b10	0
18	Reset FIFO Set	Set/Clear Reset for Descriptors		0b01	1
17	Run HPI state machine	Reset state machine to Idle/Release state	exec	0b10	0
16	Reset HPI state machine	machine		0b01	1
15	Run Supervisor state machine	Reset state machine to Idle/Release state	exec	0b10	0
14	Reset Supervisor state machine	machine		0b01	1
13	Run Descriptor Read state machine	Reset state machine to Idle/Release state		0b10	0
12	Reset Descriptor Read state machine	machine		0b01	1
11	Run Descriptor Write state machine	Reset state machine to Idle/Release state	exec	0b10	0
10	Reset Descriptor Write state machine	machine		0b01	1
9	Run Transfer state machine		exec	0b10	0
8	Reset Transfer state machine	Reset state machine to Idle/Release AM		0b01	1
75	Reserved				
4	Start <xxx></xxx>	Start Transfer of <xxx> Queue</xxx>	exec	0	0
		Table 6: BMU			. ,

Control/Status Registers

	Bit	Name	Description	Write	Read	Reset (SW)
		In Receive Queues:	reserved			
3 In Transmit Queues: CLR_IRQ_PAR			Clear Interrupt Parity	exec	0	0
	2	CLR_IRQ_EOB	Clear Interrupt EOB	exec	0	0
	1	CLR_IRQ_EOF	Clear Interrupt EOF	exec	0	0
	0	CLR_IRQ_ERR	Clear Interrupt ERR	exec	0	0
			Table 6: BMU Control/Status Registers		ı	ı
			IRQ_ERR, IRQ_EOF, IRQ_EOB were already n the descriptors for the queues. The interrupt sou the interrupt source register. Pending interrupts Control/Status Registers.	rce can b	e found b	y reading
			Generation of the Parity interrupt is described mechanisms of the "SK-NET FDDI- <x>P" Generation/Control on page 42)</x>			
			The sequence how to deassert the Reset of the v scribed in more detail in section 3.10 <i>Reset Be</i>			
			Before describing the effects of the Start <xxx> command and how the BMUs perform subsequent operations, the Queue Flag Register is shown for completeness. The meaning of the watermark will become clear when describing the NIC's FIFOs.</xxx>			
Bit Name		Name	Description	Write	Read	Reset (SW)
3	315	Reserved				
	315 40	Reserved Watermark	Level for requesting data transfer (in 32bit words)	yes	aw	0
				yes	aw	0
			words) Table 7: <xxx></xxx>			
	40	Watermark	words) Table 7: <xxx> Queue Flag Register</xxx>	c must r a queue	not be s	et to 0.
2	40	Watermark	words) Table 7: <xxx> Queue Flag Register For the transmit queues the Watermark The Start <xxxx> command initiates the BMU of visor state machine to initiate reading the</xxxx></xxx>	a queue current ery time t lated buff	not be s causing t descripto he driver	et to 0. the super- or, doing
2	40	Watermark	words) Table 7: <xxx> Queue Flag Register For the transmit queues the Watermark The Start <xxxx> command initiates the BMU of visor state machine to initiate reading the transfer For the transmit queues things are obvious. Even has data to transmit, the descriptors and the re</xxxx></xxx>	a queue current ery time t lated buff	not be s causing t descripto he driver	et to 0. the super- or, doing

	The supervisor state machine in the BMU causes the descriptor read state machine to read the current descriptor and invokes the transfer state machine. Transfer is done and on completion the descriptor write state machine performs the following:
	The descriptor write state machine sets the Own_Bit of the current descriptor to "0", relinquishing the current descrip- tor to the host.
	Then it overwrites the current descriptor address with the next descriptor address from the used descriptor.
	After relinquishing the used buffer, the BMU goes on, causing the descriptor read state machine to read the current descriptor
	The BMU repeats this until the first descriptor not owned by the BMU is read. Then the BMU goes idle waiting for the next Start <xxx>.</xxx>
Receive Queues	The rules how the BMUs behave are the same as for the transmit queues. However, if not triggering SUPERNET 3 interrupts or other events, driver software does not know when to give the Start <xxx> command.</xxx>
	If Start <xxx> is given the BMU will perform transfers reading descriptors until the frame is transferred. If the driver software does not make use of the STF, EOF, and EOB flags to perform controlled fragmentation and transfers, usually there will be enough descriptors available owned by the BMU.</xxx>
	Especially for the receive queues, usually it might happen that the BMU owns a descriptor but there are not data to transfer to the host memory. In this case the BMU rests in this state and as soon as there are data, the BMU transfers them to the host memory.
(B)	BMUs are started with a Start <xxx> command. They will go to idle state if they do not find a descriptor owned by the BMU</xxx>
E.	IDLE BMUs do not poll for a changing Own_Bit. They must be invoked with a Start <xxx> command.</xxx>
	And important for receive BMUs:
₹₽	BMUs owning a descriptor but having no data, wait for data and transfer them as data are available.
	Software may send Start <xxx> commands periodically. Except for small system load, giving Start <xxx> commands to the receive BMUs, while there's no data, or sending more Start <xxx> commands than necessary does not matter. (The same is true for the transmit BMUs, however for transmitting frames the driver software controls how many frames and fragments it will send and 'know' when to send a Start <xxx> command.)</xxx></xxx></xxx></xxx>
3.6.5 Bus Master Operation	The Master Sequencer State machine implemented in the ASIC handles the NIC's bus master operations. It is controlled by giving an address and a guaranteed number of bytes to be transferred (plus minor additional information) from one the four queues.



If not already owner of the PCI bus, the Master sequencer state machine requests the bus. Ownership of the bus is released for several reasons:

- Number of bytes to transfer is zero
- □ Cache line size boundary is reached and number of bytes to be transferred is below cache line size.
- Latency counter expired

The default transfer is burst transfer, unless disabled by the Disable_Burst flag.

<u>Hardware details:</u> The following PCI bus cycle commands for transfer on the PCI bus are supported: Memory Write, Memory Write And Invalidate, Memory Read, Memory Read Line and Memory Read Multiple.

Memory Write and Invalidate is used instead of Memory Write, if the guaranteed number of bytes to be transferred is higher than Cache Line Size.

Memory Read Line is used instead of Memory Read, if the guaranteed number of bytes to be transferred is higher than one Cache Line Size.

If the guaranteed number of bytes to be transferred is higher than two Cache Line Sizes at least, Memory Read Multiple is used instead of Memory Read Line.

The command Memory Write And Invalidate, Memory Read Line and Memory Read Multiple may be disabled individually be setting the appropriate bits in Our_Register (Configuration Space).

A Target Retry is serviced by retrying the terminated cycle.

<u>Software intervenience required:</u> If a cycle is terminated by Target or Master Abort, this is reported to RT-ABORT or RMABORT (status register), interrupts IRQ_TRABORT or RMABORT are set and the master sequencer state machine is locked.

This has to be solved by resetting the state machine. (Reset_Master).

Dev_0 There is a specific mode of master accesses preventing transfers of unwanted frames to the host memory. This is signaled by the DEV_0 flag in the currently serviced descriptor.

In this mode, no real access to the PCI bus is requested, but the interface to the queues simulating 'normal' bus access.

The number of transferred bytes is reported back to the initiator on a per cycle base.

Since there are at least four queues that may initiate a bus master transfer an arbiter is needed to solve concurrent requests. Servicing one of the queues is reported to the arbiter by the sequencer state machine.

3.6.6 Arbiter Requests from the queues for accessing the PCI bus are signaled as requests to the arbiter. Granting the bus to a queue is feed back, and interface signals are routed between the queue and the master sequencer.

Concurrent requests are serviced with a rotating priority scheme. Arbitration decisions are taken, while the bus is released for any reason. The gueues are limiting the bus usage by the settings of their watermarks. 3.7 Data Transfer The following diagram provides an overview over the state machines, and the involved logical and physical units. It's provided to show the data path Block Diagram and arrangement of control units along this path. Transfer of data over the PCI bus and the involved control units had been described in the previous sections. The following will provide information about the Multiplexers, FIFOs, the HPI Arbiter, the SUPERNET and the PLC-S. The Multiplexers are provided for positioning of data in the right byte lanes 3.7.1 Multiplexers on misaligned transfers. And if requested by the Byte Swap flag, the multiplexers will swap data from little-endian representation (default) to big-endian representation. As shown in the diagram there are four multiplexers, one for each queue. Multiplexers are controlled by the corresponding BMUs. During normal operation mode there are no other registers, flags that control the multiplexers, except for the Byte_Swap flag in Our_register (see Table 36: Our_Register on page 57). For testing purposes the multiplexer position can be controlled. See chapter 9.0 Appendix B Testing the NIC on page 84. The four FIFOs are provided for a contiguous transfer of data between areas 3.7.2 FIFOs with different bandwidth characteristics: max. 132 MByte/sec on the PCI side versus max. 50 MByte/s at the SUPERNET 3's Host Processor Interface. Nevertheless the FIFOs are synchronized versus both the BMU clock on the PCI side and the Host Processor Interface (HPI) clock on the FDDI side. The FIFOs are implemented in the ASIC. The FIFO width is 37 bit: 32 bit data + 4 parity bits + 1 tag bit. The FIFO depth is 34 words. Accesses at the PCI side are 32 bit wide; accesses at the SUPERNET 3 side are 37bit wide. FIFOs are providing bus requests and length information to the state machines controlling access to the PCI bus. Each FIFO may be cleared by its individual Reset_FIFO. For each FIFO there's a programmable watermark value, stored in the <xxx> Queue Flag register (see page 29). The watermark value indicates either the minimum number of 32 bit words available in the FIFO (receive FIFOs) or the number of free 32 bit words available to be filled (transmit FIFOs). There are two types of FIFOs: Receive FIFOs in the receive queues and Transmit FIFOs. Each Receive FIFO is providing the following flags: **Receive FIFOs** Allmost_FULL, based on 32bit words EOF, if the FIFO is holding the end of frame (the tag bit is set Watermark, if watermark is reached. Watermark is counted in 32bit words.

	Functions		
	A receive FIFO requests transfers, if either watermark is reached or EOF is set. The guaranteed number of available bytes if forwarded to the sequencer state machine. Once initiated, this number is decreased by each transferred byte. The initial value is the watermark in bytes or the real content of the FIFO, if EOF is set. If a transfer is broken, it may be requested again if either watermark is reached or the EOF flag is set.		
	This limits the length of a transfer out of one receive queue to a maximum given by the watermark and forces the master frontend to PCI bus related state machines to lock on cache line size boundaries (if watermark is greater than a cache line size)		
	The watermark value defines the maximum burst size on the PCI bus. The watermark value should be higher than two cache line sizes (if feasible) with a maximum of 24.		
	The receive FIFOs are tracking the start and the end of a frame. The flags STF and EOF are written to the bit fields in a descriptor, if the first or last byte is clocked out of the FIFO.		
	If the last byte of a frame is clocked out of the FIFO, the receive status word is written to the descriptor and the EOF is reported.		
Transmit FIFOs	 Each Transmit FIFO is providing the following flags: <i>EMPTY</i>, based on 32bit words <i>EOF</i>, if the FIFO is holding an end of frame (tag bit is set) 		
	Watermark, if watermark (in 32 bit words) is reached.		
	A transmit FIFO requests transfer if there are free bytes in the FIFO. For transmit FIFOs the watermark value is the minimum number of free bytes in the FIFO. If the watermark value is exceeded, the guaranteed number of free bytes is forwarded to the PCI side state machines. Once initiated, the number is decreased by each transferred byte. The initial value is the watermark in bytes.		
	If transfer is broken, the transfer may be requested again, if the watermark value is again exceeded.		
	This limits the length of a transfer to one of the transmit queue to a maxi- mum given by the watermark and forces the PCI side state machines to lock on cache line size boundaries (if watermark is greater than a cache line size).		
	The watermark value defines the maximum burst size on the PCI bus. The watermark value should be higher than two cache line sizes (if feasible) with a maximum of 24.		
(F	For the transmit queues the Watermark must not be set to 0.		
	The transmit FIFOs are tracking the start and the end of a frame. After the last byte of a frame is clocked into the FIFO, the SUPERNET 3 transmit descriptor is appended. Tag bit are set for the SUPERNET 3 transmit descriptor and the last word.		

		While tagged words are in the FIFO, no further data are clocked into the FIFO. Thus, only bytes from one frame can be in a transmit FIFO.		
3.7.3	Host Processor Interface (HPI)	The Host Processor Interface (HPI) as described here is implemented in the ASIC. With its two receive state machines and the two transmit state machines it interfaces the HPI of the SUPERNET 3. The HPI arbiter included in the HPI controls concurrent accesses to/from the FIFOs.		
	Receive State Machines	The HPI receive state machines are provided to keep the receive FIFOs <u>filled</u> . The receive state machine writes data out of the buffer memory to the receive FIFOs while		
		Receive data are available (RDATA is set)		
		FIFO is not full		
		No End of Frame in FIFO (a tag bit was written to FIFO and not read out yet)		
		Buffer memory bus is allocated		
		Note: the RXFBB <10> bits of mode register 2 in the SUPERNET 3 has to be set to 00 (first received byte stored to byte 0, LSB (mode register 2) has to be set to 0 (MSB is received first).		
	Transmit State Machines	The HPI transmit state machines are provided to keep the transmit FIFOs <u>empty</u> . The transmit state machine writes data out to the buffer memory while:		
		There's space remaining in the buffer memory's transmit queue controlled by the SUPERNET 3 (QCTRL<20>)		
		FIFO is not empty		
		Buffer memory bus is allocated		
	E C	If the SUPERNET 3 reports a transmit underrun condition, the related transmit state machine is locked. This can only be resolved by resetting this state machine.		
	HPI Arbiter	The HPI arbiter controls concurrent accesses to/from the four queues.		
		On concurrent requests, the buffer memory is allocated to the receive and		
		the transmit queue alternately. Concurrent receive queues are serviced alternately. Concurrent transmit queues are serviced alternately, if the SUPERNET 3 is not transmitting. If the SUPERNET 3 is transmitting out of a queue, this queue is serviced with pri- ority.		
		On concurrent requests a preemption counter is started, limiting the num- ber of accesses of a running queue to 32. If the preemption counter expires or a queue is stopping transfers with their own rules, the memory buffer bus is allocated to the next requesting queues, following the arbitration scheme described above.		

3.8	SUPERNET 3	AMD's SUPERNET 3 chip is the FDDI controller of the " SK-NET FD-DI-<x>P</x> ". It comprises the two main controllers: The Medium Access Controller (formerly FORMAC+) and the PHY Layer Controller PLC-S.		
	Buffer Memory	 The buffer management unit of the SUPERNET controls the 128 KByte buffer memory. The buffer memory is provided for temporary storing of frames. Operating in the tag mode, the buffer memory looks like an enhancement to the SUPERNET 3's internal FIFOs. The buffer memory has a depth of 32 K, 32 bit data width, 4 parity bits and 1 tag bit. 		
		All 256 registers of the SUPERNET 3 are mapped into the Control Register FIIe. PCI bus accesses are translated to SUPERNET 3 using it's Node Proces- sor Interface. All four interrupt lines MINTR<40>* of the SUPERNET 3 are routed to the NIC's interrupt source register. The reset line RST* of the SUPERNET 3 is controlled by the NIC's SW_Reset* line.		
		Data transfers from/to the NIC's FIFOs to/from the Buffer Memory are run- ning on the Host Processor Interface of the SUPERNET 3. This interface is clocked with 25 MHz (BMCLK) resulting in a max. transfer bandwidth of 50 MByte/sec for the Host Processor Interface.		
	3.8.1 PLC-S, DAS NIC	The additional PLC-S mounted on the DAS FDDI NICs, may be recognized by driver software from reading the DAS_Available Flag in the Control Register (DAS) register (Table 39: <i>Control Register (DAS)</i> on page 62).		
		The registers of the PLC-S are mapped into the Configuration Register File. The interrupt line INT* of the PLC-S is routed to the interrupt source register. The PLC-S's reset line RST* is controlled by the NIC's SW_Reset* line. Re- ceive data lines from the additional PLC-S are routed to the 'RB-Bus' of the SUPERNET 3. The switching functions of the bypass connector are con- trolled through the 'Control Register (DAS)'.		
3.9	Initialization	There are three sources where the NICs registers get their initial values after power_on or reset of the network interface card. Later driver software should perform some initialization:		
		 There are hardwired initialization values defined in the ASIC Initialization values are read from the Flash EPROM (FPROM) after RST# is deasserted overwriting the hardwired initialization 		
		Some registers in the configuration space e.g. the base ad- dress registers are written by the PCI system software.		
		Initialization by the software		
3.9.1 H	lardwired Values			

	Functions		
	As described in the following any register value (except the FPROM loader start address) can be set to customized initialization value before PCI system software, the BIOS, configures the NIC.		
3.9.2 Flash EPROM (FPROM)	The 128KByte Flash EPROM may be mapped in the memory address space with sizes of 16k, 32k, 64k or128k. The page size is defined by the Page Size<20> bits hold by Our_Register in the configuration space.		
	Default is mapping of the full 128KByte FPROM.		
	Mapping of the FPROM is controlled by the EN_FPROM flag in Our_Regis- ter. If this flag is not set, the ROM Base Address Register is not presented to the Control Register File and the Flash EPROM may be not mapped into the memory address space.		
	If mapped, the base address is defined in the Expansion ROM Base Address Register. The Expansion ROM Base Address Register is also holding the page size and the ROMEN flag which controls enabling of the Expansion ROM. The mapped page is selected by setting PAGE<30> in Our_Register		
	The FPROM loader provides another mechanism than memory mapping to read data, especially configuration data from the FPROM.		
	The FPROM may contain Boot code or whatever but the last 16k sector is holding data for initialization of the NIC power_on or reset.		
Reprogramming the FPROM	For programming of the Flash EPROM no additional 12V power supply and switching of the programming voltage is required. However		
CF.	The FPROM must be programmed carefully, according to the manufacturer's algorithms ¹ . Any deviation may cause failure of or damage to the FPROM.		
3.9.8 FPROM Loader	The FPROM loader is provided for the following tasks:		
	Setting initialization values defined in the FPROM after booting/reset		
	Reprogramming the FPROM		
	Providing access to Boot Code (Expansion Boot ROM)		
Loading Initialization Values	After a Reset from the PCI bus' RST# line, e.g. after starting the computer system, the Flash EPROM loader loads data -initialization values - from the FPROM into the Configuration Space Register or Control Register File.		
	Loading of the FPROM data is started by deassertion of the RST# line. FPROM data may also be used to set initialization values in the configura- tion space. But after starting the computer system the PCI system software starts configuring the entire system including the "SK-NET FDDI- <x>P".</x>		
	I. If the AM29F010 FPROM is mounted on the board, detailed information can be found in: "Flash Memory Products : 1992/1993 Data Book/Handbook" by Advanced Micro Devices (AMD).		

Therefore accesses to any resource of the NIC are terminated by Target Retry Cycles on the PCI bus while initialization values are loaded from the FPROM.

If started, the FPROM loader reads subsequent entries from the end of the 128KByte FPROM in decreasing order. Data and address, where to write data must be provided in the FPROM as shown in the table below. The FPROM loader reads 8 byte entries from the FPROM decreasing the FPROM address counter and writing the registers.

3124	23	16	158	70	Address
key = 0x55	reserved	BE<30>	Address_upper	Address_lower	Ox 1f ff c
Data<3>	Data<2>		Data<1>	Data<0>	0x1f ff 8
		Table Initializat	8: Data Structure ion Values in the F		
		The key by read the FPI Address_up Control Reg pable of acc in the Confi The Address is reading d 128KByte F The byte en are valid on 32bit, 16bit The FPROM counter. Sin is initiated	te contains 0x55 for ROM loader terminat per and Address_low jister File the subsequ cessing all registers in guration Space, their s column shows the F lata from. For the firs PROM at address 0x ² able bits BE<30> in es. The registers of the , or 8bit data words.	valid initialization da es. er contain the address lent data will be writ the Control Register respective Reset mus FPROM address when t access this is the la IFFFC. dicate which of the c e Control Register File hitiated from the FPR des an 8bit access por are with 0x1FFFF, th	s where in the 2KByte ten. The loader is ca- File. (For registers no st be cleared first.) re the FPROM loader st 4 byte word in the lata bytes in the entry e may be written with OM address register/ t, the address counter ne upper byte of the

Programming the FPROM		For reprogramming the FPROM the FPROM address register and data reg- ister are provided.			
Bit	Name	Description	Write	Read	Reset (HW)
FPROM A	ddress Register/Co	punter			
3117	Reserved				
160	Address Regis- ter/Counter	Defines 17-bit Flash FPROM address	yes	aw	Ox1ffff
FPROM D	ata Register				
3124	Reserved				
2316	Reserved				
158	Reserved				
70	Data Port	Programming FPROM Data Port	exec	value	0
FPROM Lo	oader Control Reg	ister			
3112	Reserved				
11	Loader Test On	Testmode On/Off	exec	0b10	0
10	Loader Test Off			0b01	1
9	Loader Step	Decrement FPROM Address Counter.	exec	0	0
8	Loader Start	Starts loading of Flash EPROM at the location defined by the Address Register.	exec	0	0
70	Reserved				
		Table 9: FPROM Address Register/Counter			
		The FPROM must be programmed carefully, according to the manufacturer's algorithms ¹ . Any deviation may cause failure of or damage to the FPROM.			
		The Loader Control Register is treated again in chapter 9.0 Appendix B Testing the NIC on page 84.			
3.9.5 Initialization by Software		Further initialization must be performed by the driver software, e.g. setting the interrupt mask, setting up the descriptor chains and announcing the first descriptor addresses to the BMU,			
		1. If the AM29F010 FPROM is mounted on the board, detailed information can be found in: "Flash Memory Products : 1992/1993 Data Book/Handbook" by Advanced Micro Devices (AMD).			

Software must clear the various resets following the sequence

- □ Release SW_Reset
- □ Release Master_Reset
- □ Release HPI_SM_Reset
- Release Resets of all queue devices, which are intended to be used (Queue Control Registers)
 - Setup descriptors in system memory (at least for queues, which are intended to be used, at least first descriptor).
 - Release the resets of all components of the queues, which are intended to be used.
 - Initialize descriptors, Current Descriptor Address set to first descriptor in system memory.
 - Unlock queues.
- □ Initialize SUPERNET 3

The following initialization settings and decisions for the SUPERNET 3 should be done:

Mnemonics	Description	Recommended Setting	
SNGLFRM Single-Frame Receive Mod		This mode is not supported by SUPERNET3	
FULL/HALF	Full duplex (if high)/Half duplex operation	Optional, both operation modes are supported by hardware	
SELRA Select RA Bus (if high) or RB Bus		Internal PHY (S-Port/A-Port) is routed to RA-Bus, the external PHY (B-Port) is routed to RB-Bus. Note : see also MENDAS .	

Table 10: Initialization Mode Register 1

Mnemonics	Description	Recommended Setting	
BMMODE		Set to tag mode (high) Default after Reset (SUPERNET 3)	
CHKPAR	Check/generate parity on buffer memory data bus	Set to high, enabled	
PARITY	Parity type	Set to high, even parity	
ENHSRQ Enable host requests		Set to high, enable	
ENNPRQ	Enable node processor DMA requests	Set to low, disable	
	Table 11: Initialization Mode Register 2		

Mnemonics	Description	Recommended Setting	
SYMCTL		Not supported by SUPERNET 3	
LSB	Least Significant Byte	Set to high, LSB is transmitted/received first	
RXFBB<10>	Receive Frame Byte Boundary	Set to 0x00	
AFULL<30>	Almost Full	If the number of free 32bit words in a transmit queue is less than twice the value programmed to AFULL , transfers to this queue are stopped.	
		Set to 3 (6 free 32bit words)	
		Note: A transmit queue must not be shorter than the longest expected trans- mit frame plus AFULL x 2 (in 32bit words).	

Mnemonics	Description	Recommended Setting
MENRS	Enable enhanced Receive sta- tus encoding	Set to high, enabled
MENXS	Enable enhanced Transmit sta- tus encoding	Set to low, disabled
MENAFULL	Enable enhanced QCTRL encoding for A_FULL	Set to low, disabled
MENQCTRL	Enable enhanced QCTRL encoding	Set to low, disabled
MENDAS	Enable DAS connections	Set to high, if DAS extension available (check DAS Available flag) Note: see also SELRA
MENTRCMD	Enable the Asynchronous queue 1 to	Set to low, disabled
MENFLOC<10>	Enables the FC location within the frame data long word.	set to 0x00
		· · · · · · · · · · · · · · · · · · ·

Table 12: Initialization Mode Register 3

Mnemonic	S	Description	Recommended Setting			
RTHR			set receive threshold to the maximum of 240 bytes			
XTHR		set transmit threshold to 0				
		Table 13: Frame Thresho	bld Register			
		Additionally, enable parity on external PLC-S connection: Set ENA PAR_CHK in the PLC_CNTRL_A register of internal and external PLC-S.				
3.10 Reset Beha	avior	There are several Reset lines provided on the " SK-NET FDDI -< x > F e.g. the descriptor state machines can be reset individually. For the m set lines there exists a reset hierarchy described in the following				
		The power on reset HW_Reset is setting SW_Reset. SW_Reset is setting all individual Resets including SUPERNET 3 Reset and PLC-S Reset.				
	Ś	While SW_Reset is asserted, only the SW_Reset in the Control Register may be accessed.				
		SW_Reset must be cleared, before clearing all individual Resets (even Maser_Reset and HPI_SM_Reset in the Control Register). Note the following when asserting SW_Reset n order to guarantee the minimum pulse width of SW_Reset, a dummy read access should be inserted between subsequent write accesses setting and				
		Note the following when asserting SW_Reset In order to guarantee the minimum pulse width of SW_Reset, a dummy read				
3.11 P Generation/Co	Parity Introl	path through the Network Interfa	ols data integrity nearly on the entire data ce Card (NIC) by means of parity checking. the check points and the parity checks by			
		Parity generation, checking and reporting for the data pathes between SUPERNET 3 and PLC-S (DAS extension) are provided by the means of				
		these devices (see manuals). Parity generation, checking and reporting for data read/written from/to memory buffer are provided by the SUPERNET 3 and the ASIC respectively. Parity for write data are generated by both devices, parity of read data is checked by both devices on their own accesses.				
		The SUPERNET is reporting pari	ty errors by its own means.			
			rror reading buffer memory data, interrupts RCV_2 are generated, running operations			
		Parity on the PCI bus is generate specification.	d, checked and reported following the PCI			

Read data parity is generated for all read accesses to adapter resources (Flash EPROM, SUPERNET 3, PLC-S, ASIC-Registers) in the ASIC. Write data parity is checked for all write accesses to adapter resources (Flash EPROM. SUPERNET 3, PLC-S, ASIC-Registers) in the ASIC. Address parity is checked for all address phases running on the bus. If a write data parity error is detected, Parity_Error is set. Bus signal PERR* is asserted, if Parity_Report_Response_Enable is set. If an address parity error is detected, Parity_Error is set. Bus signal SERR* is asserted and Signaled_Error is set, if SERR* enable and Parity_Report_Response_Enable are set. For bus master accesses the following is performed: **Bus Master Access** Write data parity is generated for all write accesses to system memory. Read data parity is checked for all read accesses from system memory. Address parity is generated for all address phases generated on the bus. If a read data parity error is detected, Parity_Error is set. The bus signal PERR* is asserted and Data_Parity_Error_Detected is set, if Parity_Report_Response_Enable is set. If on a write access PERR* is sampled asserted, Parity_Error is set. Data_Parity_Error_Detected is set, if Parity_Report_Response_Enable is set. If Data_Parity_Error_Detected is set, interrupt IRQ Master_Error is set. If Parity_Error is set, interrupt IRQ_Status is set (see also in the Interrupt Register).

Functions

4.0 Configuration Space The "SK-NET FDDI-<x>P" supports the 256Byte configuration space as defined by the PCI specification revision 2.1. Some of the configuration capabilities, e.g. User Defined Features (UDF), are foreseen by the hardware, but will not be used in the first series of "SK-NET FDDI-<x>P" NICs. Some features, e.g. the Subsystem Vendor ID and the Subsystem Device ID are foreseen but are not applicable to the "SK-NET FDDI-<x>P" NIC. (Subsystem information may be used e.g. by other manufacturers that use the ASIC or the NIC with their own drivers.)

The following table depicts the layout of the configuration space:

L

T

	Register				
	Byte 4	Byte 3	Byte2	Byte 1	Address
	Devi	ce ID	Vend	or ID	0x00
	Sta	atus	Com	mand	0x04
		Class Code		Revision ID	0x08
	BIST	Header Type	Latency Timer	Cache Line Size	0x0c
		Base Add	dress (1st)		0x10
		Base Add	ress (2nd)		0x14
ion		Rese	erved		0x18
Port		0x1c			
Header Portion	Reserved				0x20
He	Reserved				0x24
	Reserved				0x28
	Subsystem ID		Subsystem Vendor ID		0x2c
	Expansion ROM Base Address				0x30
		Rese	erved		0x34
		Rese	erved	-	0x38
	Max_Lat	Min_Gnt	Interrupt Pin	Interrupt Line	0x3c
ie Ient		Our_R	legister		0x40
Device Dependent Region	Reserved			0x44 0xfc	

Table 14: Configuration Registers

All multi-byte numeric fields follow little-endian order, if accessed by PCI configuration cycles.

	Write operations to reserved or unimplemented registers are completed nor- mally on the bus and the data are discarded. Read operations to reserved or unimplemented registers are completed normally on the bus and a data val- ue of 0 is returned.
	The configuration space is read/written by the PCI system software to deter- mine a conflict-free configuration of the NIC and providing a seamless integration in the PCI bus system. The configuration space is also mapped in the Control Register File and can be accessed via I/O and Memory ac- cess.
	In the I/O space the lower half ¹ is mapped to block 3. In the Memory space the lower half is mapped to address (0x180 + memory base address). These mappings may be useful to verify the contents of the configuration space. In test mode the configuration information can also be written. However, the recommended way to access the configuration space is using BIOS functions as described in the PCI BIOS specification.
	Now the meaning of different registers in the configuration space is de- scribed in more detail.
4.0.1 Device-, Vendor, Subsystem-ID, Class Code, RevisionID	The NIC is uniquely identified as " SK-NET FDDI-<x>P</x> " by the Vendor ID and the Device ID. The Class Code bytes provide more information about the type of PCI device.

The PCI SIG has allocated the Vendor ID 0x1148 to SysKonnect.

Bit	Name	Description	Write	Read	Reset value	
150		Identifies SK as manufacturer of the "SK-NET FDDI- <x>P"</x>	ne	0x1148	0x1148	

Table 15: Vendor ID

(The Vendor ID reset value may be redefined by a value specified in the FPROM)

The Device ID register is a 16-bit register that uniquely identifies the NIC within SK's product line.

Bit	Name	Description	Write	Read	Reset value
150		Identifies the "SK-NET FDDI- <x>P" within SK's product line.</x>	ne	0x4000	0x4000
		Table 16: Device ID			,

1. The "upper half" of the 256 byte configuration space is reserved.

(The Device ID reset value may also be redefined by a value specified in the FPROM)

The Subsystem Vendor ID register may be used for customizing OEM versions. The subsystem Vendor ID is assigned by the PCI SIG.

Bit	Name	Description	Write	Read	Reset value
150		Identifies the subsystem vendor. O indicates, that the device is not sup- porting subsystem identification.	ne	0	0

Table 17: Subsystem Vendor ID

(The Subsystem Vendor ID reset value may also be redefined by a value specified in the FPROM)

The Subsystem ID register may be used for customizing OEM versions.

Bit	Name	Description	Write	Read	Reset value
150		Identifies the subsystem. O indicates, that the device is not sup- porting subsystem identification.	ne	0	0

Table 18: Subsystem ID

(The Subsystem ID register's reset value may also be redefined by a value specified in the FPROM)

The Class Code Register is used to identify the generic function of the NIC. The register is broken in three byte-size fields.

Bit	Name	Description	Write	Read	Reset value
70		Specifies the programming interface. Fixed value.	ne	0	

Table 19: Programming Interface (lower byte of class code)

Bit	Name	Description	Write	Read	Reset value
70		Identifies the network controller as an FDDI controller. Fixed value.	ne	0x02	

Table 20:Sub Class Register(middle byte of class code)

Bit	Name	Description	Write	Read	Reset value
70		Broadly classifies the function of the NIC as network controller. Fixed value.	ne	0x02	

Table 21: Base -Class Register (upper byte of class code)

The Revision identifier specified by the manufacturer. Revision 1.0 is coded as 0x10.

Bit	Name	Description	Write	Read	Reset value	
70		Specifies the NIC's revision number/Rev. 1.0.	ne	0x10	0x10	

Table 22: Revision ID Register

(The Revision ID reset value may also be redefined by a value specified in the $\ensuremath{\mathsf{FPROM}}\xspace$)

4.0.2	Command Register	The Command Register is used to control the overall functionality of the "SK-NET FDDI- <x>P" NIC. It controls the NIC's ability to generate and response to PCI bus cycles.</x>

Bit	Name	Description	Write	Read	Reset value
1510	Reserved				
9	FBTEN	Fast Back-to-Back enable. If =1, fast back-to-back transactions to different agents are allowed (The NIC operating as master is running fast back to-back write cycles) If =0, fast back-to-back transactions are only allowed to the same agent (The NIC operating as master is not running fast back-to-back write cycles)	yes	aw	0
8	SERREN	SERR# enable, controls the assertion of SERR# pin. If =1, SERR# is enabled If =0, SERR# is disabled	yes	aw	0
7	ADSTEP	Address/Data stepping. Fixed value, NIC does not use address/- data stepping.	ne	0	
6	PERREN	Parity Report Response Enable. If =1, Parity error reporting is enabled	yes	aw	0
5	VGASNOOP	VGA palette snoop. Fixed value.	ne	0	
4	MWIEN	Memory Write and Invalidate Cycle enable if = 1, Memory Write and Invalidate Cycles enabled, if = 0, Memory Write must be used instead.	yes	aw	0

Table 23: Command Register

Bit	Name	Description	Write	Read	Reset value
3	SCYCEN	Special Cycle enable. Fixed value = 0, NIC ignores all Special Cycle operations.	ne	0	
2	BMEN	Bus Master enable if = 1, bus master accesses are enabled if = 0, bus master accesses are disabled.	yes	aw	0
1	MEMEN	Memory Space access enabled if = 1, memory accesses are responded, if = 0, memory accesses are not responded.	yes	aw	0
0	IOEN	IO Space access enabled if = 1, IO accesses are responded, if = 0, IO accesses are not responded.	yes	aw	0
·		Table 23: Command Register	'	ſ	
4.0.3	Status Register	To logically disconnect the NIC from all PC cycles, a value of ZERO should be written The Status Register contains status infor events. Reads to this register behave normally, w bits can be reset, but not set. A bit is reset and the data in the corresponding bit loca dling).	n to this re rmation fo vrites are s wheneve	gister. or the PCI slightly diffe r the registe	bus related erent in that r is written
Bit	Name	Description	Write	Read	Reset
15	PERR	Denitu France			value
		Parity Error. Is set whenever a parity error is detected (data or address), even if parity error han- dling is disabled (PERREN).	sh	value	value 0
14	SERR	Is set whenever a parity error is detected (data or address), even if parity error han-	sh	value	
14 13	serr RMABORT	Is set whenever a parity error is detected (data or address), even if parity error han- dling is disabled (PERREN). Signaled SERR#. Is set whenever a address parity error is detected and both, SERREN and PERREN			0
		Is set whenever a parity error is detected (data or address), even if parity error han- dling is disabled (PERREN). Signaled SERR#. Is set whenever a address parity error is detected and both, SERREN and PERREN are enabled. Received Master Abort. Is set when a master transaction is termi-	sh	value	0

	Bit	Name	Description	Write	Read	Reset value
-	11		Reserved			
	109	DEVSEL	DEVSEL# Timing. Fixed value = 01b (medium), DEVSEL# is asserted two CLK periods after FRAME# is asserted.	ne	01b	
	8	DATAPERR	Data Parity Error detected. Set, if a data parity error is detected run- ning master cycles and PERREN is set.	sh	value	0
	7	FB2BCAP	Fast Back-to-Back Capable Fixed value = 1, target is capable of accepting fast back-to-back transactions	ne	1	
	6	UDF	UDF supported	ne	0	0
	50		Reserved			
			Table 24: Status Register			
			(The Status Register's reset value may also be redefined by a value specified in the FPROM)			
4.0.4		ine Size, Latency, er Type, and BIST	The following describes the register setting tem, e.g. the cache line size or by the NIC	•	0 0	5
		Cache Line Size	Specifies the system cache line in units of 32-bit words. The value is as- signed by the PCI system software.			
			The cache line size is restricted to be a po- in this register is used to set the cache line The NIC supports cache line sizes of 2, 4,	size. Any o	other "1's" a	re ignored.
			The NIC as bus master uses this field as cr from to complete cache lines with the Me Line and Read Multiple commands and to accesses at cache line boundaries.	emory Wri	te and Inval	idate, Read
	Bit	Name	Description	Write	Read	Reset value
-	70		The cache line size is restricted to be a power of 2. The most significant "1" in this register is used to set the cache line size. Any other "1's" are ignored.	yes	aw	0
			Table 25: Cache Line Size Register	r		

(The Cache Line Size registers' reset value may be redefined by a value specified in the FPROM -- not recommended)

Latency Timer Register Specifies the maximum time the NIC can continue with bus master transfers after the system arbiter has removed GNT*. The time is specified in units of PCI bus clocks.

The working copy of the timer will start counting down when the NIC asserts FRAME* for the first time during a bus mastership period. The timer will freeze at ZERO. When the timer is ZERO and GNT* is deasserted by the system arbiter, the NIC will finish the current data phase and then immediately release the bus.

	Bit	Name	Description	Write	Read	Reset value	
_	70		max. resting time for bus master transfers after <i>GNT</i> * was deasserted in units of PCI bus clocks	yes	aw	0	

Table 26: Latency Timer Register

(The Latency Timer registers' reset value may be redefined by a value specified in the FPROM -- not recommended)

Header Type:

The Header Type Register describes the format of the PCI Configuration Space locations 0x10 to 0x3c thus identifying a device to be a single or a multi function device.

Bit	Name	Description	Write	Read	Reset value
7		Single function/multi function device. Fixed value = 0, the NIC is a single func- tion device.	ne	0	
60		PCI Configuration Space layout. Fixed value = 0, the layout of the PCI Configuration Space locations 0x10 to 0x3c is as shown in the table above.	ne	0	

Table 27: Header Type Register

Providing a Built-in Self Test is an optional capability for PCI devices. The **"SK-NET FDDI-<x>P**" does not provide BIST.

Bit	Name	Description	Write	Read	Reset value	
70		Fixed value, the NIC is using the inter- rupt pin INTA*. Fixed value.	ne	0x01		

Table 28:Interrupt Pin Register

4.0.5 Interrupt, Min_Gnt, Max_Latency The Interrupt Line Register is used to communicate interrupt line routing information. POST¹software writes the routing information into this register as it initializes and configures the system.

> The value in this register tells which input of the system interrupt controller(s) the devices's interrupt pin is connected to. Device drivers and operating systems can use this information to determine priority and vector information.

> The Interrupt Line Register is not modified by the NIC. It has no effect on the operation of the device. It's a special service for software engineers writing driver or diagnosis software.

Bit	Name	Description	Write	Read	Reset value	
70		input port of the system interrupt control- ler(s)	yes	aw	0	

Table 29: Interrupt Line Register

Bit	Name	Description	Write	Read	Reset value	
70		Fixed value, the NIC is using the inter- rupt pin INTA*.	ne	0x01		

Table 30:Interrupt Pin Register

The Min_Gnt read-only register specifies the NIC's desired settings for Latency Timer value.

Bit	Name	Description	Write	Read	Reset value
70		The value specifies in units of 1/4 micro- seconds the burst period needed by the NIC assuming a clock rate of 33MHz. (32 words x 33.33ns) = 1.07us 1.07us/.0.25us = 4	ne	0x04	0x04

Table 31: Min_Gnt Register

(The Min_Gnt registers' reset value may be redefined by a value specified in the FPROM)

^{1.} Power On Self Test is run by the PCI system.

The Max_Lat read-only register specifies the NIC's desired settings for Latency Timer value.

Bit	Name	Description	Write	Read	Reset value
70		The value specifies in units of 1/4 micro- seconds how often the NIC needs to gain access to the PCI bus assuming a clock rate of 33MHz. (32 words x 4)/12.5MB/s = 10µs 10µs/0.25µs = 40	ne	0x28	0x28
	I	Table 32: Max_Lat Register	I	I	I I
		(The Max_Lat registers' reset value may be the FPROM)	eredefined	l by a value	specified in
4.0.6 Base	e Address Register	The base addresses for the I/O space and the PCI system software. The assigned value address registers.			
		I/O and memory space base address regis of the register: a "O" indicating memory sp			
		The PCI specification reserves more bytes mation than the "SK-NET FDDI- <x>P" real Registers are read as "0".</x>			

The first Base Address Register is a 32-bit register that determines the location of the NIC in memory space, if memory mapping is used.

0
0
d by a value

The second Base Address Register determines the location of the NIC in the host's I/O space. If EN_IO Mapping is disabled, this location is treated like reserved locations.

Bit	Name	Description	Write	Read	Reset value
318	IOBASE	I/O base address most significant 24 bits.	yes	aw	0
72	IOSIZE	I/O size requirements. Fixed value. Reading back a value of "0" in bits 72 indicates I/O space requirement of 256 bytes.	ne	0	
1	Reserved	Reserved location.	ne	0	
0	IOSPACE	I/O space indicator. Indicating that this Base Address Register describes an I/O base address.	ne	1	0

Table 34: Base Address Register (2nd)

(The Base Address Register 2's reset value may be redefined by a value specified in the FPROM - not recommended)

4.0.7 Expansion ROM Base Address

The Expansion ROM Base Address Register is a 32 bit register that determines the base address and size information of optional expansion ROM. If EN_EPROM is disabled, this location is treated like a *reserved* register.

	Bit	Name	Description	Write	Read	Reset value
-	3117	Rombase	ROM base address significant 15 bits.	yes	aw	0
			Table 35: Expansion ROM Base Address Register			

Bit	Name	Description	Write	Read	Reset value	
1614	Rombase/size	Treated as ROMBASE or ROMSIZE depending on settings of Pagesize.	yes aw ne O		0	
1311	Romsize	ROM size requirements. Reading back a value of "0" indicates memory space requirement of 16k bytes or higher.	ne	e 0		
101	Reserved	Reserved location.	ne	0		
0	ROMEN	Address decode enable. Read/write accessible. If ROMEN = 0, the devices Expansion ROM address space is disabled. If ROMEN = 1 and MEMEN =1 (Com- mand Register), the devices Expansion ROM address space is enabled.	yes	aw	0	
		Table 35:Expansion ROMBase Address Register	1		1 1	
		(The Expansion ROM Address Register 's r value specified in the FPROM))	reset value	may be rec	defined by a	
4.0.	8 Our_Register	The 32-bit register called <i>Our_Register</i> is the only location in the device dependent region that the " SK-NET FDDI-<x>P</x> " uses.				
		Most of the switches in Our_Register are not intended for use at run time but during NIC configuration or initialization.				
		Intention:				
		This register may be used as a user-confi user configurable a PCI Configuration File the PCI specification must be provided an bit must be set appropriately. If the UDF bi figurable options, a PCI configuration ut through the offered options and select.	e (PCF) acc d the UDF t indicates	ording to ve (User Defir that there a	ersion 2.1 of ned Feature) re user con-	
		For example the user may then decide w or of the I/O mapping capability.	hether to I	make use o	f Boot code	

Configuration Space


Bit	Name	Description	Write	Read	Reset value
3129	Reserved				
28 27	Patch_Dir<10>	Defines the type of the pins Ext_Patchs<10>. 1 = output 0 = input	yes	aw	0
26 25	Ext_Patchs<10>	These bits are routed to the ASIC's pins for future external configuration options.	yes	aw	0
24	EN_Boot	Boot enable, for software purposes only if EN_BOOT = 0, boot with expansion ROM code if EN_Boot = 1, don't boot with expan- sion ROM code.	yes	aw	0
23	EN_IO_Mapping	Controls mapping of the Control Register File to the IO space (manufacturing option). If disabled (EN_IO_Mapping = 0), any address decoding for IO accesses is dis- abled (see also Base Address Register (2nd)).	ne	0	0
22	EN_FPROM	Controls mapping of the Flash EPROM to the memory space. If disabled (EN_FPROM = 0), any address decoding for memory accesses is disabled (see also ROM Base Address Register).	ne	1	1
2120	Pagesize	Pagesize/Flash EPROM Defines the size, which is mapped to the system (see Romsize/Rombase).	ne	3	3
		3 = 128k 2 = 64k 1 = 32k 0 = 16k			
		Table 36: Our_Register	·		

Bit	Name	Description	Write	Read	Reset value
1916	Page_Reg<20>	Page Register Selects the page of the Flash EPROM space, which is mapped to the system, if Pagesize is lower than 128k. 0 = page 0, 1 = page 1 7 = page 7 May be undefined on booting without hardware reset.	yes	aw	0
15	Reserved				
14	Force_BE	Assert all BE<30>* on Master-Reads	yes	aw	0
13	DIS_MRL	Disable command Memory Read Line	yes	aw	0
12	Dis_MRM	Disable command Memory Read Multi- ple	yes	aw	0
11	Dis_MWI	Disable command Memory Write and Invalidate	yes	aw	0
10	Disconnect at CLS	Disconnect at Cache Line Size Boundary (command Memory Write And Invali- date)	yes	aw	0
9	Burst Disable	Burst disable. Disables bursting on master transfers as a patch for systems not supporting burst transfers.	yes	aw	0
8	Byte_Swap	Defines byte ordering. Byte Swap to big endian is only per- formed on data transfers from/to the FIFOs. If Byte Swap = 0, NIC is set to little endian.	yes	aw	0
		If Byte Swap = 1, NIC is set to big endian.			
74	Skew/DAS<30>	Skew Control, DAS Extender	ne	0	0
30	Skew/Base<30>	Skew Control, Base	ne	0	0
		Table 36: Our_Register			
		Our_Register 's reset value should be rede FPROM. Via FPROM initialization EN_Be be enabled.	5		
		The bits < 28 25> are provided for futur	ο μεο. νομ	may also l	ook at them

The bits <28 \ldots 25> are provided for future use. You may also look at them as reserved bits.

Skew Bits The skew control bits for the FDDI ports: for A - and B - ports on DAS or for S-ports on SAS versions are provided

On the card, incoming/outgoing FDDI symbols are transformed into bytes and vice versa. Symbols are clocked at 25 MHz, the bytes (= 2 symbols after encoding) are clocked at 12.5 MHz. AMD specifies that the skew must be in the range [2nsec, 8(5) nsec] for successful interaction of MAC and PLCs.



The skew of the clocks depends on many factors, e.g. the capacitive load attached to the corresponding signal lines. These factors are unpredictable during the card design stage but the effective skew can be measured at the first cards manufactured.

To guarantee that the card meets the specifications, the 12.5 MHz signals¹ can be delayed. The delay is specified by setting the bits <7..4> and <3..0> respectively.

Each skew value is set to 0x00 by the card's hardware after power-up or card reset from the PCI bus. (Setting to 0x00 means no delay at all.)

Non-predictable effects resulting in shifting the skew can be corrected by setting the bits in the FPROM to an optimum value as measured at running NICs.

1. On the DAS version there are two byte clocks: between FORMAC Plus and PLC and between FORMAC Plus and PLC2 respectively.

5.0 Control Register File - The Entire Register Stack-	The Control Register File comprises all registers that are accessible to the host, independent of their physical location. It also comprises the Configuration Space register treated in the previous chapter.
	The Control Register File may be mapped in the 32bit I/O space as well as in the 32 bit Memory space. A base address for each of these spaces must have been assigned by the PCI system software, then any word can be addressed.
5.1 Addressing the Control Register File	The Control Register File is distributed over an address range spanning 2KByte. Thus, the Control Register File is mapped directly into the host memory area. Register in the Memory space can be accessed directly at
	<register address=""> = < Memory Base Address> + <relative address="" control="" file="" in="" register="" the="">.</relative></register>
	The I/O space of the " SK-NET FDDI-<x>P</x> " is mapped in the host's I/O space spans 256 Byte. To make all registers of the Control Register File available via I/O accesses a Register Address Port (RAP) is provided. The entire 2KByte address space of the Control Register File is divided in 16 × 128 Byte blocks. Giving the block number <150> and the address relative to the begin of a block <0x80 0x00> enables to address any register in the 2 KByte Control Register File.
	Additionally you must know that block 0 is permanently mapped to the lower half - the lower 128 Bytes out of 256 Bytes I/O addresses mapped in the host's I/O space - and that the block specified by the data in the Register Address Port (RAP) is mapped to the upper half - the upper 128 Bytes.
5.1.1 Register Address Port (RAP)	The RAP is four bits at the relative address 0x00 in block 0 of the Control Register File. Thus writing to the I/O base address specifies the RAP value.

Bit	Name	Description	Write	Read	Reset (SW)
314	Reserved		ne	0	
30	RAP	Specifies one out of block 015, which is mapped to the upper half of the 256-Byte I/O range. 0=block 0,0xf=block 15	yes	aw	0
		Table 27. Deviator Address Dout (DAD)	1		

 Table 37:
 Register Address Port (RAP)

To address any register in the Control Register File via I/O access, write the block number to the I/O base address and access

<Register Address> = <I/O base address> + 0x80 +

<register address relative to the begin of the block>

(Adding 0x80 means switching to the upper half of the 256 Byte I/O space).

A tabular overview of the control register file's contents is given in chapter 8.0 Appendix A: Control Register File on page 78. The current chapter will discuss single registers and the meaning of single bits.

5.2 Various Registers The following deals with various registers in the Control Register File unless discussed in other sections.

5.2.1 Control Register The Control Register provides Reset control, i.e. it enables bringing the NIC or single state machines in RESET state and it enables clearing the from the RESET state to the normal operation mode.

Bit	Name	Description	Write	Read	Reset
76		reserved commands	ne	0	
5	HPI state machine Reset Clear	Set/Clear HPI state machine Reset. executed, if appropriate bit is set to 1.		0b10	0
4	HPI state machine Reset Set	SW_Reset also sets the HPI state machine Reset (section 3.10 <i>Reset Behavior</i> on page 42)		0b01	1 (SW)
3	Master Reset Clear	Set/Clear Master Reset. executed, if appropriate bit is set to 1.	exec	0b10	0
2	Master Reset Set	SW_Reset also sets the Master Reset (section 3.10 <i>Reset Behavior</i> on page 42)		0b01	1 (SW)
1	SW_Reset Clear	Set/Clear SW_Reset. executed, if appropriate bit is set to 1.	exec	0b10	0
0	SW_Reset Set	If SW_Reset is set, all internal and external devices are in their reset state.		0b01	1 (HW)
		To provide an internal minimum pulse width of 1.6us, clearing SW_Reset is suppressed within 1.6us after SW_Reset Set. Write cycles to SW_Reset Clear within the 1.6us recovery time, are terminated with a Target Retry (no impact on software).			
	I	Table 38: Control/Status Register	I	I	I I
Ĵ.		The SW_Reset SET brings the entire NIC in SUPERNET 3. It is the SUPERNET 3 chipset that of 1.6 μsec for the reset signal being asserted. In order to guarantee the minimum pul a dummy read access should be inserte write accesses setting and clearing SW cess may be read the Control/Status Re	: requires se widt d betwe /_Reset	a minim h of SW een sub	<pre>/_Reset, sequent</pre>

5.2.2 Control Register (DAS) The Control Register (DAS) provides information/control over the additional second FDDI port mounted on DAS NICs. The only control function how-

Bit	Name	Description		Read	Reset (SW)
74		reserved			
3	DAS_Available	Single Attachment Station flag. 1= DAS Extension available. 0= no DAS Extension available.	ne	value	value
2	Bypass_Available	Bypass Status. 1= external bypass installed. 0= no external bypass installed. (It is read as 1 on SAS NICs)	ne	value	value
1	Bypass_Insert	Bypass Insert/Remove	exec	0b10	0
0	Bypass_Remove			0b01	1
		Table 39: Control Register (DAS) ver is inserting/removing the DAS in/from t sternal optical bypass.	the ring	by switc	ching the
5.2		ne usage of LED's is software controlled, howeven was that	ver durin	g design	the inten-
		□ The yellow LED in the middle on in	dicates t	that a dri	ver is

 Ioaded but there is no connection established yet.
 The green LEDs indicate that the FDDI ring is operational. (On SAS NICs there's only one green LED on the left side.)

Bit	Name	Description		Read	Reset (SW)
76		reserved			
5	LED<2>On	LED (left, green) On/Off		0b10	0
4	LED<2> Off			0b01	1
3	LED<1>On	LED (middle vellow) On/Off		0b10	0
2	LED<1> Off	LED (middle, yellow) On/Off	exec	0b01	1
1	LED<0>On			0b10	0
0	LED<0> Off	LED (right, green) On/ Off		0b01	1
			1	1	

Table	40:	LED	Register
-------	-----	-----	----------

5.2.4 Interrupt Source Register	The interrupt source register indicates the source of an interrupt reported bye the " SK-NET FDDI-<x>P</x> " NIC. If set to ONE, an interrupt from the corresponding internal source is pending.
	Each interrupt is maskable by the Interrupt Mask register. All not masked in- terrupts are 'or' -ed and popagated to the bus interrupt line INTA#. Despite masking, an interrupt from a masked source can be read the inter- rupt source register.
	Interrupts are cleared/disabled as stated in the description of the related in- terrupt source, i.e. for clearing SUPERNET 3 interrupts refer to the SUPERNET 3 documentation.

Bit	Name		Description	Write	Read	Reset (SW)
3125	Reserved					
24	IRQ Status		IRQ Status Exception Set, if PERR, RMABORT, RTABORT or DATAPERR are set.	ne	value	0
23	IRQ Master Error		IRQ Master Error detected on master accesses Set, if DATAPERR, RTABORT or RMABORT are set.	ne	value	0
22	IRQ_Timer		IRQ_Timer	ne	value	0
21	IRQ_RTM		IRQ_RTM	ne	value	0
20	IRQ_PHY_DAS		IRQ_PHY_DAS fixed value = 0, if no DAS Extension available	ne	value	0
19	IRQ_SUPERNET_3<4>		IRQ_SUPERNET_3<4>	ne	value	0
18	IRQ_SUPERNET_3<3>		IRQ_SUPERNET_3<3>/IRQ_PHY (SUPERNET2) ¹	ne	value	0
17	IRQ_SUPERNET_3<2>		IRQ_SUPERNET_3<2>/IRQ_MAC<2> (SUPERNET2)	ne	value	0
16	IRQ_SUPERNET_3<1>		IRQ_SUPERNET_3<1>/IRQ_MAC<1> (SUPERNET2)	ne	value	0
15	IRQ_PAR_RCV_1		Interrupt Parity Error/Receive Queue 1	ne	value	0
			Table 41: Interrupt Source Register			

Control Register File

Bit	Name	Description	Write	Read	Reset (SW)
14	IRQ_EOB_RCV_1	Interrupt End Of Buffer/Receive Queue 1	ne	value	0
13	IRQ_EOF_RCV_1	Interrupt End Of Frame/Receive Queue 1	ne	value	0
12	IRQ_CHCK_RCV_1	Interrupt encoding error of descriptor for Receive Queue 1	ne	value	0
11	IRQ_PAR_RCV_2	Interrupt Parity Error/Receive Queue 2	ne	value	0
10	IRQ_EOB_RCV_2	Interrupt End Of Buffer/Receive Queue 2	ne	value	0
9	IRQ_EOF_RCV_2	Interrupt End Of Frame/Receive Queue 2	ne	value	0
8	IRQ_CHCK_RCV_2	Interrupt encoding error of descriptor for Receive Queue 2	ne	value	0
7		reserved			
6	IRQ_EOB_TX_AS	Interrupt End Of Buffer/Async. Queue	ne	value	0
5	IRQ_EOF_TX_AS	Interrupt End Of Frame/Async. Queue	ne	value	0
4	IRQ_CHCK_TX_AS	Interrupt encoding error of descriptor for Async. Queue	ne	value	0
3		reserved			
2	IRQ_EOB_TX_S	Interrupt End Of Buffer/Sync. Queue	ne	value	0
1	IRQ_EOF_TX_S	Interrupt End Of Frame/Sync. Queue	ne	value	0
0	IRQ_CHCK_TX_S	Interrupt encoding error of descriptor for Sync. Queue	ne	value	0
		Table 41: Interrupt Source Register		1	· · · ·

1. During an early design stage, backward compatibility to the SUPERNET 2 chipset was intended.

 5.2.5 Interrupt Mask Register
 Each bit position defines whether the dedicated interrupt is propagated to the Interrupt Line INTA*.

 If set to ONE, interrupt is enabled.

Control Register File

Bit	Name	Description	Write	Read	Reset (SW)
3125		reserved			
24	EN_IRQ Status	Enable IRQ Status Exception	yes	aw	0
23	EN_IRQ Master Error	Enable IRQ Master Error	yes	aw	0
22	EN_IRQ_Timer	Enable IRQ Timer	yes	aw	0
21	EN_IRQ_RTM	Enable IRQ RTM	yes	aw	0
20	EN_IRQ_PHY_DAS	Enable IRQ_PHY_DAS	yes	aw	0
19	EN_IRQ_SUPERNET_3<4>	Enable IRQ_SUPERNET_3<4>	yes	aw	0
18	EN_IRQ_SUPERNET_3<3>	Enable RQ_SUPERNET 3<3>/IRQ_PHY (SUPERNET2)	yes	aw	0
17	EN_IRQ_SUPERNET_3<2>	Enable SUPERNET 3<2>/IRQ_MAC<2> (SUPERNET2)	yes	aw	0
16	EN_IRQ_SUPERNET_3<1>SUP ERNET	Enable IRQ_SUPERNET_3<1>/IRQ_MAC<1> (SUPERNET2)	yes	aw	0
15	EN_IRQ_PAR_RCV_1	Enable Interrupt Parity Error/Receive Queue 1			
14	EN_IRQ_EOB_RCV_1	Enable Interrupt End Of Buffer/Receive Queue 1	yes	aw	0
13	EN_IRQ_EOF_RCV_1	Enable Interrupt End Of Frame/Receive Queue 1	yes	aw	0
12	EN_IRQ_CHCK_RCV_1	Enable Interrupt encoding error of descriptor for Receive Queue 1	yes	aw	0
11	EN_IRQ_PAR_RCV_2	Enable Interrupt Parity Error/Receive Queue 2			
		Table 42: Interrupt Mask Register			

Control Register File

EN_IRQ_EOB_RCV_2 EN_IRQ_EOF_RCV_2	Enable Interrupt End Of Buffer/Receive Queue 2 Enable Interrupt End Of Frame/Receive	yes	aw	0
EN_IRQ_EOF_RCV_2	Enable Interrupt End Of Frame/Receive			
	Queue 2	yes	aw	0
EN_IRQ_CHCK_RCV_2	Enable Interrupt encoding error of descriptor for Receive Queue 2	yes	aw	0
	reserved			
EN_IRQ_EOB_TX_AS	Enable Interrupt End Of Buffer/Async. Queue	yes	aw	0
en_irq_eof_tx_as	Enable Interrupt End Of Frame/Async. Queue	yes	aw	0
EN_IRQ_CHCK_TX_AS	Enable Interrupt encoding error of descriptor for Async. Queue	yes	aw	0
	reserved			
en_irq_eob_tx_s	Enable Interrupt End Of Buffer/Sync. Queue	yes	aw	0
en_irq_eof_tx_s	Enable Interrupt End Of Frame/Sync. Queue	yes	aw	0
EN_IRQ_CHCK_TX_S	Enable Interrupt encoding error of descriptor for Sync. Queue	yes	aw	0
E	N_IRQ_EOF_TX_AS N_IRQ_CHCK_TX_AS N_IRQ_EOB_TX_S	reservedEN_IRQ_EOB_TX_ASEnable Interrupt End Of Buffer/Async. QueueEN_IRQ_EOF_TX_ASEnable Interrupt End Of Frame/Async. QueueEN_IRQ_CHCK_TX_ASEnable Interrupt encoding error of descriptor for Async. QueueEN_IRQ_EOB_TX_SEnable Interrupt End Of Buffer/Sync. QueueEN_IRQ_EOF_TX_SEnable Interrupt End Of Buffer/Sync. QueueEN_IRQ_EOF_TX_SEnable Interrupt End Of Frame/Sync. QueueEN_IRQ_EOF_TX_SEnable Interrupt End Of Frame/Sync. QueueEN_IRQ_EOF_TX_SEnable Interrupt End Of Frame/Sync. Queue	reservedIN_IRQ_EOB_TX_ASEnable Interrupt End Of Buffer/Async. QueueyesIN_IRQ_EOF_TX_ASEnable Interrupt End Of Frame/Async. QueueyesIN_IRQ_CHCK_TX_ASEnable Interrupt encoding error of descriptor for Async. QueueyesIN_IRQ_EOB_TX_SEnable Interrupt End Of Buffer/Sync. 	IN_IRQ_EOB_TX_ASEnable Interrupt End Of Buffer/Async. QueueyesawIN_IRQ_EOF_TX_ASEnable Interrupt End Of Frame/Async. QueueyesawIN_IRQ_EOF_TX_ASEnable Interrupt encoding error of descriptor for Async. QueueyesawIN_IRQ_CHCK_TX_ASEnable Interrupt encoding error of descriptor for Async. QueueyesawIN_IRQ_EOB_TX_SEnable Interrupt End Of Buffer/Sync. QueueyesawIN_IRQ_EOB_TX_SEnable Interrupt End Of Buffer/Sync. QueueyesawIN_IRQ_EOF_TX_SEnable Interrupt End Of Frame/Sync. Queueyesaw

Mask Register

5.2.6 MAC-Address Registers These registers are holding the globally unique MAC-Address (physical address) of the NIC. They are loaded at POWER_ON RESET from the Flash EPROM.

Bit	Name	Description	Write	Read	Reset (HW)
	N				
3124	MAC-<7>	Mac-Address, Byte 7	ne	value	0
2316	MAC<6>	Mac-Address, Byte 6	ne	value	0
158	MAC<5>	Mac-Address, Byte 5	ne	value	0
	1	Table 43: MAC Address Registers	1		· ·

Control Register File

Bit	Name	Description	Write	Read	Reset (HW)	
70	MAC<4>	Mac-Address, Byte 4	ne	value	0	
3124	MAC<3>	Mac-Address, Byte 3	ne	value	0	
2316	MAC<2>	Mac-Address, Byte 2	ne	value	0	
158	MAC<1>	Mac-Address, Byte 1	ne	value	0	
70	MAC<0>	Mac-Address, Byte 0	ne	value	0	
	1					·

Table 43: MAC Address Registers

For SysKonnect NICs the MAC- address starts with byte<0> = 0x00 , byte<1> =0x00, byte<3> = 5A0,

5.2.7 Interface Type Register This register is holding the type of interface. It is loaded from the Flash PROM on power_on reset when the PCI bus RST# line is asserted.

Bit	Name	Description	Write	Read	Reset (HW)	
3116	Reserved					
158	PMD	PMD type	ne	value	0	
70	Connector	Connector type	ne	value	0	
			•		•	

Table 44: Interface Type Registers

(In testmode the Interface Type Register may be written.)

The PMD type and connector type information is coded according to the TP-PMD specification.

PMD type	Code letter	ASCII	SMT PMD-Class
Original PMD	Р	0x50	multimode
LCF-PMD	L	0x4c	low-cost-fiber
TP-PMD (STP)	S	0x53	twisted pair
TP-PMD (UTP)	U	0x55	twisted pair

Table 45: PMD Type Coding

Connector type	Code letter	ASCCI
MIC	М	0x4d
LCF-MIC SC type	С	0x43
UTP MIC	J	0x4a
STP MIC	D	0x44

Table 46: Connector Type Coding

5.2.8 SUPERNET 3 All 256 SUPERNET 3 registers are mapped in a subsequent range on 32bit word boundaries.

The SUPERNET 3 registers **MUST** be accessed with a width of at least 16 bit at 32bit word boundaries. Other types of accesses are treated like accesses to reserved locations (not forwarded to the SUPERNET 3).

Bit	Name	Description	Write	Read	Reset (SW)
3116		reserved			
150	SUPERNET <x></x>	SUPERNET3 Register <x></x>	see SUPERNET 3 data sheet		3
	I	Table 47 SUPERNET 3	1		1

able 47: SUPERNET 3 Example Register

5.2.9 DAS Extension PLC-S The PLC-S Registers **MUST** be accessed with a width of at least 16 bit at 32bit word boundaries. Other types of accesses are treated like accesses to reserved locations (not forwarded to the PLC-S).

Bit	Name	Description	Write	Read	Reset (SW)
3116	Reserved	Reserved			
150	PLC-S <x></x>	PLC-S Register <x></x>	see PLC-S data sheet		
			ne, if no DAS Exten sion avail able	Oxffff, if no DAS Exten sion avail able	
	'	Table 48: DAS Extension PLC-S Example Register	ı		

5.2.10 Timer The Timer is a programmable 32-bit downcounter with a resolution of 80ns (derived from the FDDI clock, Tmax = 344s) for usage as fixed timebase.

Bit	Name	Description	Write	Read	Reset (SW)			
310		Timer_Init_Value	yes	aw	0			
310		Timer	yes (for tests only)	value	0			
Timer Con	Timer Control/Test							

3111	Reserved				
10	Timer_Test_On	Testmode ON/OFF	exec	0b10	0
9	Timer_Test_Off		ENEC	0b01	1
8	Timer_Step	Timer decrement (Testmode)	exec	0	
				•	

Table 49: Timer Registers

Bit	Name	Description	Write	Read	Reset (SW)
73	Reserved				
2	Timer_Start	- Start/Stop Timer e	0,400	0b10	0
1	Timer_Stop		exec	0b01	1
0	Timer_Clear_IRQ	Clear Timer Interrupt	exec	0	

Table 49: Timer Registers

Setting the command Timer_Start loads the timer with the Timer_Init_Value and starts counting. Each time the timer reaches ZERO or if the timer is loaded with ZERO, an interrupt IRQ_Timer is generated, and the timer is reloaded with the Timer Init Value

Reaching ZERO or loaded with ZERO the timer generates an interrupt IRQ_Timer and is reloaded with Timer_Init_Value.

The IRQ_Timer interrupt is cleared by setting the command Timer_Clear_IRQ. The command Timer_Clear_IRQ overrides a concurrent internal interrupt (guaranteeing IRQ edges).

In order to prevent IRQ pulses, command Timer_Clear_IRQ should only be set, if IRQ_Timer is pending or if the timer is stopped.

The timer may be stopped by setting the command Timer_Stop.

While the timer is running, read values may be undefined.

5.2.11 Watchdog The **Watchdog** is a programmable 32-bit downcounter with a resolution of 80ns (derived from FDDI clock, Tmax = 344s) offering a timeout resetting the Network Interface Card (NIC), if not retriggered by software in time.

Bit	Name	Description	Write	Read	Reset (SW)	
310		Watchdog_Init_Value	yes	aw	0	
310		Watchdog	yes (for tests only)	value	0	
3111		reserved				
10	Watchdog_Test_On	Testmode On/Off	exec	0b10	0	
9	Watchdog_Test_Off	lestinode On/On		0b01	1	
8	Watchdog_Step	Watchdog decrement	exec	0		
74		reserved				
		Table 50: Watchdog		1		1


	1				1		
Bit	Bit Name Description		Write	Read	Reset (SW)		
3	Watchdog_Alarm	1 = Watchdog has reached ZERO		value	0 Reset (HW)		
2	Watchdog_Start		exec	0b10	0		
1	Watchdog_Stop	Start/Stop Watchdog		0b01	1		
0	Watchdog_Clr_Alar m	Clear Watchdog Alarm		0			
		Table 50: Watchdog	1	1	I		
		Setting the command Watchdog_Start lo Watchdog_Init_Value and starts counting.	ads the	watcho	log with		
		Reaching ZERO or loaded with ZERO the watchdog stops, sets Watchdog_Alarm and resets the card by asserting SW_RESET*.					
		Watchdog_Alarm is cleared by setting the command Watchdog_Clear or or PCI bus signal RST# asserted.					
		The watchdog may be stopped by setting the command Watchdog_Stop.					
		While the watchdog is running, read values may be undefined.					
5.2.12 Res	ricted Token Monitor	The Restricted Token Monitor RTM is a programmable 32-bit downcounter with a resolution of 80ns (derived from FDDI clock, Tmax = 344s) offering a timeout for the FDDI ring being in Restricted Token Mode too long.					
		Restricted Token Mode is monitored by tracking the Receive Status Lines RS<5,4,3,2,0> of the SUPERNET 3 for tokens captured/passed.					
		RTM_Status is set, if the Receive Status lines are indicating 'Capture Token - Restricted' or 'Pass Token - Restricted'.					
		RTM_Status is reset, if the Receive Status lines ar - Nonrestricted' or 'Pass Token - nonrestricted'.	e indicati	ing 'Capt	ure Token		
Bit	Name	Description	Write	Read	Reset (SW)		
21 0		DTM Init Value			0		

	Bit	Name	Description	Write	Read	(SW)
	310		RTM Init Value	yes	aw	0
-	310		RTM	yes (for tests only)	value	0
	3111		reserved			



Bit	Name	Description	Write	Read	Reset (SW)
10	RTM_Test_On	Testmode On/Off	exec	0b10	0
9	RTM_Test_Off	lestinode On/On		0b01	1
8	RTM Step	RTM decrement (Testmode)	exec	0	
74		reserved		0	
3	RTM Status	1 = Restricted Token Mode 0 = Nonrestricted Token Mode		value	0 by RTM Stop also
2	RTM Start		exec	0b10	0
1	RTM Stop	Start/Stop RTM		0b01	1
0	RTM Clear IRQ	Clear IRQ	exec	0	
		Table 51: Restricted Token Monitor			
		and enables counting. If enabled, RTM is counting, while Restricted To If enabled, RTM is loaded with RTM _Init_Value, is monitored. When reaching ZERO or loaded with ZERO, th generates an interrupt IRQ_RTM. IRQ_RTM is o mand RTM_Clear_IRQ. The command RTM_Sta Monitoring may be stopped by setting the comm While the RTM is running, read values may be	, Nonrest ne RTM s cleared b art re-ena mand RTI	ricted Tok tops cour y setting bles cour M_Stop	ken Mode nting and the com-

6.0 Electrical Interfaces	🖵 The bu	ibes the pin assignr s connector interfac IN 6 receptacle for	cing the PCI b	US	rfaces:
6.1 PCI Bus Connector		DI- <x>P" card requinals are used by the</x>			us slot.
	AD <310>	C/BE<30>#	PAR	FRAME#	
	TRDY#	IRDY#	STOP#	DEVSEL#	
	IDSEL	LOCK#	PERR#	SERR#	
	REQ#	GMT#	INTA#	CLK	
	RST#	TDI/TDO	PRSNT1#	PRSNT 2#	
	GND	+ 5V	+3.3 V		
		Table 52: P	CI Bus Signa	ls	
6.2 Mini DIN 6 Receptacle	test. PRSNT1# and PRS max. 7.5 W for the Power supply and vided through the	s are hardwired. The SNT2# indicate the e SAS version, max d control signals fo Mini DIN 6 recepta hows the pin assign	device's powe 15W for the I or the external acle mounted of	er requirement ca DAS version. optical bypass a	tegory: re pro-
	Pin		Signal		
	1		V _{CC}		
	2		V _{CC}		
	3	primary ring	high	Bypass off	
		prindry ring	low	Insert on	
	4	secondary ring	high	Bypass off	
			low	Insert on	
	5		ground		
	6	swit	ch present (lo	w)	
	Ta	ble 53: Pin Ass	signment Mir	niDin6	



VCC (Pin 1 and Pin 2) is protected by an 0.5 A SMD fuse. Currents exceeding 0.5 A will damage the bypass controller.

The "**SK-NET FDDI-TP**" is connected to the Category 5 FDDI cabling plant via an RJ45 receptacle. The following table lists the assignment of signals and pins for the RJ45 receptacle mounted on the NIC:


1	
I	Transmit +
2	Transmit -
3	_
4	_
5	_
6	_
7	Receive +
8	Receive -
Shell	GND

Table 54: TP-PMD Interface Pin Assignment

6.3 Copper Interfaces Pin Assignment

F

Electrical Interfaces



7.0 Technical Data

The table below lists some important technical data describing the "**SK-NET FDDI-<x>P**" network interface card.

Bus Interface	32bit interface to max. 33MHz PCI Local Bus achieving a max. transfer rate of 132MByte/s	
Network Interface	Compatible with the FDDI - ANSI X3T12 ¹ specifications and FDDI Standards Series	
LAN Controller	AMD's SUPERNET 3	
RAM	128-KByte static CMOS	
FLASH Memory mapped as	128 Kbytes Expansion Boot ROM	
Shared Memory	2KByte, including all programmable resources	
I/O Addresses	265 Byte Block offers access to a 2KByte I/O space via Register Address Port (RAP)	
Interrupts	INTA#	
Timer	programmable timer 80nsec resolution	
Watchdog		
Power Dissipation	to be determined	
Operating Temperature	10° C — 40° C	
Storage Temperature	-20° C — 60° C	
Relative Humidity (non-condensing)	30% — 80% (operation) 10% — 90% (storage)	
Dimensions	Dimensions are those of a PCI short length add-in board. Including bracket dimensions are: 12.6 cm × 18.6 cm 4.98 inch × 7.40 inch	

Table 55: Technical Data

1. ANSI X3T12 includes now the former ANSI X3t9.5 committee.

7.1 Standards Compliance

For functionality "**SK-NET FDDI-<x>P**" complies with the international/industry standards — e.g. the ANSI X3T9.5 - FDDI standards - ISO standards, and the PCI Local Bus specifications series. Detailed references are listed within this manual or in the corresponding manuals of e.g. the chipset manufacturers. Additionally, the "**SK-NET FDDI-<x>P**" network interface card is designed to meet the following standards and specifications for safety, Electro-Magnetic Compatibility (EMC), ...

:N60950 (+A1,A2) - IE	C 950: 1986 (+A1,A2)	to be verified
JL 1950		to be verified
CSA C22.2		to be verified
CB Certification		to be verified
FDDI-LP)		
•	PR-22 (1985) Class B C-NET FDDI-FP and SK-NET	to be verified
ENI 55022 (1000) CIC	PR-22 (1985) Class A	to be verified
(for the copper version	SK-NET FDDI-UP)	
• •	SK-NET FDDI-UP) IEC 801-2 (1984) IEC 801-3 (1984) IEC 801-4 (1988)	to be verified

Table 56: Standards Compliance

8.0 Appendix A: Control Register File

The Control Register File is mapped in the host's I/O and memory space. To address the register the memory address is given in the "Address" column of the following table and the I/O block in the block column.

For memory address:

<register address> = <Address from "Address" column> + <Memory base address>

For I/O address:

First specify the block number in the Register Address Port RAP (section 5.1.1 *Register Address Port (RAP)* on page 60)

<register address> = <I/O base address> + 0x80 + <relative address of the register within the block>

Reserved LED Register Interrupt Source Interrupt Mas Reserved Reserved	5	-	0x0000 0x0004 0x0008 0x000c 0x0010	
Interrupt Sourd Interrupt Mas Reserved	ce Register k Register SUPERNET 3 Re	egister <0x0>	0x0008 0x000c 0x0010	
Interrupt Mas Reserved	k Register SUPERNET 3 Re SUPERNET 3 Re	-	0x000c 0x0010	
Reserved	SUPERNET 3 Re	-	0x0010	
	SUPERNET 3 Re	-		
Reserved		egister <0x3>		
Reserved	SUPERNET 3 Reg		0x001c	
		gister <0x3c>	0x0020	
	SUPERNET 3 Re	gister <0x3f>	0x002c	
Reserved	SUPERNET 3 Rec	gister <0x60>	0x0030	
	· · ·		•	0
	SUPERNET 3 Reg	-	0x004c	
Reserved	SUPERNET 3 Rec	gister <0x80>	0x0050	
	SUPERNET 3 Reç	gister <0x83>	0x5c	
Reserved			0x0060 0x0064	
Reserved	SUPERNET 3 Req	gister <0x8a>	0x0068	
Reserved	SUPERNET 3 Reç	gister <0x10>	0x006c	
ontrol/Status Regis	ster (Receive Queue 1)		0x0070	
ontrol/Status Regis	ster (Receive Queue 2)		0x0074	
Status Register (As	ynchronous Transmit Qu	leue)	0x0078	
/Status Register (Sy	nchronous Transmit Qu	eue)	0x007c	
Register <	310>		0x0080	1
	Reserved Reserved ontrol/Status Regis ontrol/Status Regis Status Register (As Status Register (Sy Block Wi Register <	Reserved SUPERNET 3 Reg Reserved SUPERNET 3 Reg Reserved SUPERNET 3 Reg ontrol/Status Register (Receive Queue 1) Status Register (Receive Queue 2) Status Register (Synchronous Transmit Queue) Status Register (Synchronous Transmit Queue) Block Window Register <310>	SUPERNET 3 Register <0x91>ReservedSUPERNET 3 Register <0x8a>ReservedSUPERNET 3 Register <0x10>ontrol/Status Register (Receive Queue 1)ontrol/Status Register (Receive Queue 2)Status Register (Asynchronous Transmit Queue)Status Register (Synchronous Transmit Queue)Block Window	ReservedSUPERNET 3 Register <0x90> SUPERNET 3 Register <0x91>0x0060 0x0064ReservedSUPERNET 3 Register <0x8a>0x0068ReservedSUPERNET 3 Register <0x10>0x006control/Status Register (Receive Queue 1)0x0070ontrol/Status Register (Receive Queue 2)0x0074Status Register (Asynchronous Transmit Queue)0x0078Status Register (Synchronous Transmit Queue)0x007cBlock Window Register <310>0x0080

Table 57: Control Register File

Byte<3>	Byte<2>	Byte<1>	Byte<0>	Address	Block
MAC<3>	MAC<2>	MAC<1>	MAC<0>	0x0100	
MAC<7>	MAC<6>	MAC<5>	MAC<4>	0x0104	
Reserved	Reserved	PMD Type	Connector Type	0x0108	
EPROM<3>	EPROM<2>	EPROM<1>	EPROM<0>	0x010c	
	EPROM Address Register/Counter				
Reserved	Reserved	Reserved	EPROM Data Port	0x0114	
Reserved	Reserved	Loader Test	Loader Control	0x0118	
	Reserv	ved		0x011c	
Timer Init Value					
	Time	er		0x0124	
Reserved	Reserved	Timer Test	Timer Control	0x0128	2
	Reserv	/ed		0x012c	
	Watchdog I	nit Value		0x0130	
Watchdog				0x0134	
Reserved	Reserved	Watchdog Test	Watchdog Con- trol	0x0138	
Reserved				0x013c	
RTM Init Value				0x0140	
RTM				0x0144	
Reserved	Reserved	RTM Test	RTM Control	0x0148	
	Reserv	ved		0x014c	
	Reserved Bloc	:k <110>			
	Reserved Block	< 2 <110>		0x0150	
	Configuration Registe	er File (lower half)		0x0180	3

Table 57: Control Register File

Byte<3>	Byte<2>	Byte<1>	Byte<0>	Address	Bloc
	Rec	ceive Queue 1			
	Current Receiv	e Descriptor		0x0200	
				0x0204	
				0x0208	
				0x020c	
	Current Receive De	escriptor Address		0x0210	
	0x0214				
	0x0218				
BMU Control/Status Register				0x021c	
	0x0220				
Test Register 1				0x0224	
Test Register 2				0x0228	
	Test Reg	ister 3		0x022c	
	Reser	ved		0x0230	
				 0x023c	
	Rec	ceive Queue 2			4
	Current Receiv	e Descriptor		0x0240	
				0x0244	
				0x0248	
				0x024c	
	Current Receive De	escriptor Address		0x0250	
	Current Addre	ess Counter		0x0254	
	Current Byte	e Counter		0x0258	
	BMU Control/S	tatus Register		0x025c	
	Flag Re	gister		0x0260	
	Test Reg	ister 1		0x0264	
	Test Reg	ister 2		0x0268	
	Test Reg	ister 3		0x026c	
	Reser	ved		0x0270	
				0x027c	

Byte<3>	Byte<2>	Byte<1>	Byte<0>	Address	Block
	Async	. Transmit Queue			
	Current Transn	nit Descriptor		0x0280	
				0x0284	
				0x0288	
				0x028c	
	Current Receive D	escriptor Address		0x0290	
	0x0294				
Current Byte Counter					
	0x029c				
	Flag Re	egister		0x02a0	
	Test Reg	jister 1		0x02a4	
	Test Reg	jister 2		0x02a8	
	Test Reg	jister 3		0x02ac	
	Reser	rved		0x02b0	
				 0x02bc	_
	Sync	. Transmit Queue			5
	Current Transn	nit Descriptor		0x02c0	
				0x02c4	
				0x02c8	
				0x02cc	
	Current Transmit D	escriptor Address		0x02d0	
	Current Addr	ess Counter		0x02d4	
	Current Byt	e Counter		0x02d8	
	BMU Control/S	Status Register		0x02dc	
	Flag Re	egister		0x02e0	
	Test Reg	jister 1		0x02e4	
	Test Reg	jister 2		0x02e8	
	Test Reg	jister 3		0x02ec	
	Reser	rved		0x02f0	
				 0x02fc	

Byte<3>	Byte<2>	Byte<1>	Byte<0>	Address	Block
Reserved	Reserved	External PLC-S Re	egister <0x00>	0x0300	
		· ·			6
		External PLC-S Re	egister <0x1f>	0x037c	
Reserved	Reserved	DAS PLC-S Regi	ister <0x00>	0x0380	
		•			7
		DAS PLC-S Reg		0x03fc	
Reserved	Reserved	SUPERNET 3 Reg	gister <0x00>	0x0400	
		· · · ·			8
		SUPERNET 3 Reg		0x047c	
Reserved	Reserved	SUPERNET 3 Reg	gister <0x20>	0x0480	-
				0.045	9
		SUPERNET 3 Reg	-	0x04fc	
Reserved	Reserved	SUPERNET 3 Rec	gister <0x40>	0x0500	
		SLIDEDNET 2 Dov	aistor OvEfs		10
		SUPERNET 3 Reg	gister <0x51>	0x057c	
Reserved	Reserved	SUPERNET 3 Reg	gister <0x60>	0x0580	
					11
		SUPERNET 3 Reg	gister <0x7f>	0x05fc	
Reserved	Reserved	SUPERNET 3 Reg	gister <0x80>	0x0600	
		· ·			12
		SUPERNET 3 Reg	gister <0x9f>	0x067c	
Reserved	Reserved	SUPERNET 3 Reg	gister <0xa0>	0x0680	
		· .		· ·	13
		SUPERNET 3 Reg	gister <0xbf>	0x06fc	
Reserved	Reserved	SUPERNET 3 Rec	gister <0xc0>	0x0700	
		· .			14
		SUPERNET 3 Reg	gister <0xdf>	0x077c	
Reserved	Reserved	SUPERNET 3 Reg	gister <0xe0>	0x0780	
		•			15
		SUPERNET 3 Re	gister <0xff>	0x07fc	

Table 57: Control Register File

9.0 Appendix I Testing the NIC	L of the "SV NET EDDL XX> D" Notwork Infortage (Sarde (NU(S))
	Testing the NIC is not restricted to the flags and registers described in the following, but other combinations of setting and verifying values, forcing states and responses are required too. The following sections describe some of the registers that are provided for test purpose only. Therefore they were omitted in the main part of the manual.
9.0.1 Test Control Registe	r The Test Control Register enables forcing errors and it enables write access-

es to the configuration space registers.

Bit	Name	Description	Write	Read	Reset (SW)
7	FORCE DATAPERR MASTER READ	Simulate data parity error on next master read access	exec	0	0
6	FORCE DATAPERR MASTER WRITE	Generate data parity error on next master write access	exec	0	0
5	Force Dataperr Target read	Generate data parity error on next target read access	exec	0	0
4	Force Dataperr Target Write	Simulate data parity error on this target write access	exec	0	0
3	FORCE ADDRPERR MASTER	Generate address parity on next master access	exec	0	0
2	FORCE ADDRPERR TARGET	Simulate address parity on next master access	exec	0	0
1	EN Config Write On	Enables write accesses to the Configuration	exec	0b10	0
0	EN Config Write Off	Registers over the Control Register File.		0b01	1
		Table 58: Test Control Register/Commands			
		The commands for forcing parity errors are exenext access. Status bits are set and interrupts are PCI and/or the related description in this docum Handle with care!	e generate		
9.0.2 Test FPROM Loader		The FPROM Loader Control Register provides loading of initialization values from the FPROI er_on in the normal operation. However, to ter	M. This i	s done a	fter pow-

values the Loader_Start command is provided. Set Loader_Test_ON to "1" and write a "1" to Loader_Start. With each setting (writing a "1") to the Loader_Step the FPROM loader reads the next 32 bit word.

Bit	Name	Description	Write	Read	Reset (HW)
FPROM A	ddress Register/Co	bunter			
3117	Reserved				
160	Address Regis- ter/Counter	Defines 17-bit Flash FPROM address	yes	aw	Ox1ffff
	FI	PROM Data Register			
3124	Reserved				
2316	Reserved				
158	Reserved				
70	Data Port	Programming FPROM Data Port	exec	value	0
	FPRON	/ Loader Control Register			
3112	Reserved				
11	Loader Test On	Testmode On/Off	exec	0b10	0
10	Loader Test Off			0b01	1
9	Loader Step	Decrement FPROM Address Counter.	exec	0	0
8	Loader Start	Starts loading of Flash EPROM at the location defined by the Address Register.	exec	0	
70	Reserved				
		Table 59: FPROM Address Register/Counter			· ·
	t Downcounters Vatchdog, RTM)	Testing the timer, the watchdog, and the restrict For each of these downcounters a Test_ON/OF an <xxx>_Step command clock pulses are ger the location of the corresponding bit refer to th</xxx>	FF flag is nerated by	provided	I and with
		□ Table 49: <i>Timer Registers</i> on page	e 69		
		 Table 50: Watchdog on page 70 Table 51: Restricted Token Monitor 	or on nad	o 71	
			or on pag		
9.0.4 Test BMU Data Tranfer		For each of the queues testing the BMU mecha arately. The Transmit /Receive Test Registe individual state machine. The state machine under test must be switche steps performed by the supervisor state machin	ers enabl	e testin mode.	g of each The single

This is only valid for the supervisor state machine. Stepping the read descriptor, the write descriptor or the transfer state machine will generate errorneous behavior. The register structure is the same for both Receive and Transmit queue test register.

Bit	Name	Description	Write	Read	Reset (HW)
	Supervisor SM				
3128	Q<30>	States	:6	value	0
27	Load	Load States Q<30> if = 1, Q<30> are loaded to SM	if Load	0	0
26	Test On	Testmode ON/OFF		0b10	0
25	Test Off		exec	0b01	1
24	SM Step	Step SM	exec	0	
	Read Descriptor SM				
2320	Q<30>	States	:6	value	0
19	Load	Load States Q<30> if = 1, Q<30> are loaded to SM	if Load	0	0
18	Test On			0b10	0
17	Test Off	estmode ON/OFF	exec	0b01	1
16	SM Step	Step SM	exec	0	
	Write Descriptor SM				
1512	Q<30>	States	if	value	0
11	Load	Load States Q<30> if = 1, Q<30> are loaded to SM	Load	0	0
10	Test On			0b10	0
9	Test Off	Testmode ON/OFF	exec	0b01	1
8	SM Step	Step SM	exec	0	
	Transfer SM				
74	Q<30>	States		value	0
3	Load	Load States Q<30> if = 1, Q<30> are loaded to SM	if Load	0	0
		Table 60: Receive/Transmit			

Test Register 1

Bit	Name	Description	Write	Read	Reset (HW)	
2	Test On		0,400	0b10	0	
1	Test Off	Testmode ON/OFF	exec	0b01	1	
0	SM Step	Step SM	exec	0		
		Table (0. Dessive/Transmit				

Table 60: Receive/Transmit Test Register 1

The Load States Q < 3..0 > are listed in the following tables.

State Receive State Machines	Q<30>	Status Transmit State Machines
Supervisor SM		Supervisor SM
Idle	0b0000	Idle
Res_Start	0b0001	Res_Start
Get_Desc	0b0011	Get_Desc
Check	0b0010	Check
Move_Data	0b0110	Move_Data
Put_Desc	0b0111	Put_Desc
Set_Irq	0b0101	Set_Irq
Read Descriptor		Read Descriptor
Idle	0b0000	Idle
Load	0b0001	Load
Wait_TC	0b0011	Wait_TC
Reset_EOF	0b0110	
Wait_Done	0b0010	
	0b0100	Wait_Done
Transfer Data		Transfer Data
Idle	0b0000	Idle
Load	0b0011	Load
Table 61: I	Descriptor State Ma	achines States

State Receive State Machines	Q<30>	Status Transmit State Machines
Wait_TC	0b0010	Wait_TC
Wait_Done	0b0100	Wait_Done
Write Descriptor		Write Descriptor
Idle	0b0000	Idle
Act_Buf_Length	0b0001	Act_Buf_Length
Load_A4	0b0010	Res_OWN
Wait_EOF	0b0011	
Load_N2C	0b0100	
Wait_TC	0b0101	
Wait_TC4	0b0110	Load_A
Load_A	0b0111	Wait_TC
	0b1100	Load_N2C
	0b1001	Wait_DONE
Wait_Done	0b1100	
Table 41	Descriptor State M	

Table 61: Descriptor State Machines States

In the test register 2 and 3 the address counter given to the transfer state machine can be incremented/decrement. The following table shows only the transmit queue test registers 2 and 3. They are identical with the receive queue test registers, except for the bits 3 and 2 in the test register 3. The loopback enable bits are provided in the transmit queue test register 3 only.

Bit	Name	Description	Write	Read	Reset (HW)
	Transmit Queue Test Re	gister 2			
317	Reserved				
6	Add. Counter Test On	Testmode On/Off	exec	0b10	0
5	Add. Counter Test Off			0b01	1
4	Add. Counter Step	Increment Current Address Counter	exec	0	0
3	Reserved				
	I	Table 62: Transmit Test	I	1	I I

Register 2, 3

Bit	Name	Description	Write	Read	Reset (HW)
2	Byte Counter Test On	Testmode On/Off	exec	0b10	0
1	Byte Counter Test Off			0b01	1
0	Byte Counter Step	Decrement Current Byte Counter	exec	0	0
	Transmit Queue Test Register 3				
316	Reserved				
5	Set Loopback	Loopback asynchronous transmit queue FIFO		0b10	0
4	Unset Loopback	to receive queue 1 FIFO (without memory buffer)	exec	0b01	1
32	Mux<10>	Mux position	no	value	0
10	VRam<10>	Virtual ram buffer address	yes	value	0
	I	Table 62: Transmit Test	1	1	I

Table 62: Transmit Test Register 2, 3

For testing/controlling purposes, VRam<1..0> may be written, Mux<1..0> is only readable.

If VRam<1..0> is modified, Mux<1..0> should follow depending on the current buffer start address.

Testing the NIC