## Categorical Listing of Propeller Assembly Language:

Elements marked with superscript "s" are also available in Propeller Spin.

## Directives

ORG
FIT
RES

## Configuration

_CLKMODE ${ }^{\text {s }}$ Application-defined clock mode (read-only).
_CLKFREQ ${ }^{\text {s }}$
CLKSET ${ }^{\text {s }}$
_XINFREQ ${ }^{\text {s }}$
_STACK ${ }^{\text {s }}$
RCFAST ${ }^{\text {s }}$
RCSLOW ${ }^{\text {s }}$
XINPUT ${ }^{\text {s }}$
XTAL1 ${ }^{\text {s }}$
XTAL2 ${ }^{\text {s }}$
XTAL3 ${ }^{\text {s }}$
PLL1X ${ }^{\text {s }}$
PLL2X ${ }^{\text {s }}$
PLL4X ${ }^{\text {s }}$
PLL8X ${ }^{\text {s }}$
PLL16 ${ }^{\text {s }}$

## Cog Control

COGID ${ }^{s} \quad$ Get current cog's ID (0-7).
COGINIT ${ }^{\text {S }} \quad$ Start, or restart, a cog by ID.
COGSTOP ${ }^{\text {s }}$ Stop a cog by ID.

## Process Control

LOCKNEW ${ }^{\text {s }}$ Check out a new semaphore.
LOCKRET $^{\text {s }}$ Return a semaphore.
LOCKCLR $^{\text {s }}$ Clear a semaphore by ID.
LOCKSET $^{\text {s }}$ Set a semaphore by ID.
WAITCNT $^{\text {S }} \quad$ Wait for System Counter to reach a value.
WAITPEQ ${ }^{s} \quad$ Wait for pin(s) to be equal to value.
WAITPNE $^{\mathrm{s}} \quad$ Wait for pin(s) to be not equal to value .
WAITVID $^{\text {s }} \quad$ Wait for video sync and deliver next color/pixel group.

## Flow Control

IF_ALWAY
Always.
IF_NEVER Never.
IF_E
IF_NE
IF_A
IF_B
IF_AE
IF_BE
IF_C
IF_NC
IF_Z
IF_NZ
IF_C_EQ_Z If $C$ equal to $Z$.
IF_C_NE_Z If $C$ not equal to $Z$.
IF_C_AND_Z If $C$ set and $Z$ set.
IF_C_AND_NZ If $C$ set and $Z$ clear.
IF_NC_AND_Z If $C$ clear and $Z$ set.
IF_NC_AND_NZ If C clear and Z clear.
IF_C_OR_Z If $C$ set or $Z$ set.
IF_C_OR_NZ
If C set or Z clear.
IF_NC_OR_Z If C clear or Z set.
IF_NC_OR_NZ If $C$ clear or $Z$ clear.
IF_Z_EQ_C If $Z$ equal to $C$.

IF_Z_NE_C If $Z$ not equal to $C$.
IF_Z_AND_C If $Z$ set and $C$ set.
IF_Z_AND_NC If $Z$ set and $C$ clear.
IF_NZ_AND_C If Z clear and C set.
IF_NZ_AND_NC If Z clear and C clear.
IF_Z_OR_C If Z set or C set.
IF_Z_OR_NC If $Z$ set or $C$ clear.
IF_NZ_OR_C If Z clear or C set.
IF_NZ_OR_NC If Z clear or C clear.
CALL Jump to address with intention to return to next instruction.
DJNZ Decrement D and jump to address if not zero.
JMP Jump to address unconditionally.
JMPRET Jump to address with intention to "return" to another address.
TJNZ Test D and jump to address if not zero.
TJZ Test D and jump to address if zero.
RET Return to stored address.

## Result Control

NR
WR
WC
WZ

No result (don't write result).
Write result.
Write C status.
Write Z status.

## Main Memory Access

RDBYTE Read main memory byte into D, zero extended.
RDWORD Read main memory word into D, zero extended.
RDLONG Read main memory long into D.
WRBYTE Write byte in D to main memory byte.
WRWORD Write word in D to main memory word.
WRLONG Write long in D to main memory long.

NOP
ABS

| ABSNEG | Set D to negative of absolute $S$. |
| :---: | :---: |
| NEG | Set D to -S. |
| NEGC | Set D to either - S (if C) or S (if ! C ). |
| NEGNC | Set D to either S (if C) or -S (if !C). |
| NEGZ | Set D to either -S (if Z) or S (if ! Z ). |
| NEGNZ | Set D to either S (if Z) or -S (if ! Z ). |
| MIN | Store lesser of D and S into D (unsigned). |
| MINS | Store lesser of D and S into D (signed). |
| MAX | Store greater of D and S into D (unsigned). |
| MAXS | Store greater of D and S into D (signed). |
| ADD | Add unsigned S into D. |
| ADDABS | Add absolute S into D. |
| ADDS | Add signed S into D. |
| ADDX | Add unsigned, extended S+C into D. |
| ADDSX | Add signed, extended S+C into D. |
| SUB | Subtract unsigned S from D. |
| SUBABS | Subtract absolute S from D. |
| SUBS | Subtract signed S from D. |
| SUBX | Subtract unsigned, extended S+C from D. |
| SUBSX | Subtract signed, extended S+C from D. |
| SUMC | Sum either -S (if C) or S (if !C) into D. |
| SUMNC | Sum either S (if C) or -S (if !C) into D. |
| SUMZ | Sum either -S (if Z) or S (if ! Z into D. |
| SUMNZ | Sum either S (if Z) or -S (if Z ) into D. |
| MUL | <reserved for future use>. |
| MULS | <reserved for future use>. |
| AND | Bitwise AND S into D. |
| ANDN | Bitwise AND ! ${ }^{\text {into D. }}$ |
| OR | Bitwise OR S into D. |
| XOR | Bitwise XOR S into D. |
| ONES | <reserved for future use>. |

ENC
RCL
RCR
REV
ROL
ROR
SHL
SHR
SAR
CMP
CMPS
CMPX
CMPSX
CMPSUB
TEST
MOV
MOVS
MOVD
MOVI
MUXC
MUXNC
MUXZ
MUXNZ
HUBOP
<reserved for future use>.
Rotate C left into D by S bits.
Rotate C right into D by S bits.
Reverse 32 - S[4..0] bottom bits in D and zero extend.
Rotate D left by S bits.
Rotate D right by S bits.
Shift D left by S bits.
Shift D right by S bits.
Shift D arithmetically right by S bits.
Compare unsigned D to S .
Compare signed D to S.
Compare unsigned, extended D to $\mathrm{S}+\mathrm{C}$.
Compare signed, extended D to $\mathrm{S}+\mathrm{C}$.
Compare $D$ to $S$, if $D=>S$ then subtract $S$ from $D$.
Binary AND S with D to affect flags only.
Copy S into D.
Copy S bits into D's Source Field (S[8..0] into D[8..0]).
Copy S bits into D's Destination Field (S[8..0] into D[17..9]).
Copy S bits into D's Instruction Field (S[8..0] into D[31..23]).
Copy C to bits in D with S as mask.
Copy !C to bits in D with S as mask.
Copy Z to bits in D with S as mask.
Copy $!\mathrm{Z}$ to bits in D with S as mask.
Hub operation; template for RDBYTE, CLKSET, etc.

## Registers

DIRA $^{\text {s }}$
DIRB ${ }^{s}$
INA ${ }^{\text {s }}$
INB $^{\text {s }}$
OUTA ${ }^{\text {s }}$
OUTB ${ }^{\text {s }}$
$\mathrm{CNT}^{\mathrm{s}}$
CTRA ${ }^{\text {s }}$
CTRB ${ }^{\text {s }}$
FRQA $^{\text {s }}$
FRQB $^{\text {s }}$
PHSA ${ }^{\text {s }}$
PHSB ${ }^{\text {s }}$
VCFG $^{\text {s }}$
VSCL $^{\text {s }}$
$\mathbf{P A R}^{s}$
Constants
TRUE ${ }^{\text {s }} \quad$ Logical True: -1 (\$FFFFFFFF).
FALSE ${ }^{\text {s }}$
POSX ${ }^{\text {s }}$
NEGX ${ }^{\text {s }}$
$\mathbf{P I}^{\text {s }}$
Direction Register for 32-bit port A.
Direction Register for 32-bit port B (future use).
Input Register for 32-bit port A (read only).

Output Register for 32-bit port A.
Output Register for 32-bit port B (future use).
32-bit System Counter Register (read only).
Counter A Control Register.
Counter B Control Register.
Counter A Frequency Register.
Counter B Frequency Register.
Counter A Phase Lock Loop (PLL) Register.
Counter B Phase Lock Loop (PLL) Register.
Video Configuration Register.
Video Scale Register.
Cog Boot Parameter Register (read only).

Logical False: 0 (\$00000000).

Input Register for 32-bit port B (read only) (future use).

Maximum positive integer: 2,147,483,647 (\$7FFFFFFF).
Maximum negative integer: -2,147,483,648 (\$80000000).
Floating point value for PI: ~3.141593 (\$40490FDB).

## Unary Operators

NOTE: All operators shown are constant-expression operators.

| + | Positive $(+X)$ unary form of Add. |
| :--- | :--- |
| - | Negate $(-X)$; unary form of Subtract. |
| $\wedge \wedge$ | Square root. |
| $\\|$ | Absolute Value. |
| $\mid<$ | Decode value (0-31) into single-high-bit long. |
| $>\mid$ | Encode long into value $(0-32)$ as high-bit priority. |
| $!$ | Bitwise: NOT. |
| NOT | Boolean: NOT (promotes non-0 to -1). |
| @ | Address of symbol. |

## Binary Operators

NOTE: All operators shown are constant expression operators.

Add.
Subtract.
Multiply and return lower 32-bits (signed).
Multiply and return upper 32-bits (signed).
Divide and return quotient (signed).
Divide and return remainder (signed).
Limit minimum (signed).
Limit maximum (signed).
Shift arithmetic right.
Bitwise: Shift left.
Bitwise: Shift right.
Bitwise: Rotate left.
Bitwise: Rotate right.
Bitwise: Reverse.
Bitwise: AND.
Bitwise: OR.
Bitwise: XOR.
Boolean: AND (promotes non-0 to -1).
Boolean: OR (promotes non-0 to -1).
Boolean: Is equal.
Boolean: Is not equal.
Boolean: Is less than (signed).
Boolean: Is greater than (signed).
Boolean: Is equal or less (signed).
Boolean: Is equal or greater (signed).

