

ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SDAS107C – OCTOBER 1986 – REVISED APRIL 1998

- Asynchronous Operation
- Organized as 64 Words by 4 Bits
- Data Rates up to 30 MHz
- 3-State Outputs
- Package Options Include Plastic Small-Outline Package (DW), Plastic J-Leaded Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)

description

The SN74ALS236 is a 256-bit memory utilizing advanced low-power Schottky IMPACT™ technology. It features high speed with fast fall-through times and is organized as 64 words by 4 bits.



A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALS236 is designed to process data at rates up to 30 MHz in a bit-parallel format, word by word.

Data is written into memory on the rising edge of the shift-in (SI) input. When SI goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional shift-in pulses have no effect. Data is shifted out of memory on the falling edge of the shift-out (SO) input (see Figure 2). When the FIFO is empty, additional SO pulses have no effect. The last data word remains at the outputs until a new word falls through or reset ($\overline{\text{RST}}$) goes low.

Status of the SN74ALS236 FIFO memory is monitored by the output-ready (OR) and input-ready (IR) flags. When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO is empty. IR is high when the inputs are ready to receive more data. IR is low when SI is high and stays low when the FIFO is full.

When the FIFO is empty, input data is shifted to the output automatically when SI goes low. If SO is held high during this time, the OR flag pulses high, indicating valid data at the outputs (see Figure 3).

When the FIFO is full, data is shifted in automatically by holding SI high and taking SO low. One propagation delay after SO goes low, IR goes high. If SI is still high when IR goes high, data at the inputs is automatically shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the IR output (see Figure 4).

DW OR N PACKAGE
(TOP VIEW)FN PACKAGE
(TOP VIEW)

NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IMPACT is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

description (continued)


The FIFO must be reset after power up with a low-level pulse on the master reset ($\overline{\text{RST}}$) input. This sets IR high and OR low, signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If SI is high when $\overline{\text{RST}}$ goes high, the input data is shifted in and IR goes low and remains low until SI goes low. If SI goes low before $\overline{\text{RST}}$ goes high, the input data is not shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs.

The SN74ALS236 is characterized for operation from 0°C to 70°C.

logic symbol†

† This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW and N packages.


functional block diagram

Pin numbers shown are for the DW and N packages.

64 × 4

64 × 4


64 × 4



ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SDAS107C – OCTOBER 1986 – REVISED APRIL 1998

timing diagram




† The last data word shifted out of the FIFO remains at the output until a new word falls through or an $\overline{\text{RST}}$ pulse clears the FIFO.

‡ While the output data is considered valid only when the OR flag is high, the stored data remains at the outputs. Any additional words written into the FIFO stack up behind the first word and do not appear at the output until SO is taken low.


ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SDAS107C – OCTOBER 1986 – REVISED APRIL 1998



NOTE A: SO is low.

Figure 1. Master Reset and Data-In Waveforms



NOTE A: SI is low.

Figure 2. Data-Out Waveforms




Figure 3. Data Fall-Through Waveforms




Figure 4. Automatic Data-In Waveforms

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} (see Note 1)	–0.5 V to 7 V
Input voltage range, V_I	–0.5 V to 7 V
Package thermal impedance, θ_{JA} (see Note 2): DW package	105°C/W
FN package	83°C/W
N package	78°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SDAS107C – OCTOBER 1986 – REVISED APRIL 1998

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current	Q outputs		– 2.6	mA
		IR and OR		– 0.4	
I _{OL}	Low-level output current	Q outputs		24	mA
		IR and OR		8	
T _A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{IK}		V _{CC} = 4.5 V,	I _I = –18 mA			–1.2	V
V _{OH}	Any Q	V _{CC} = 4.5 V	I _{OH} = –1 mA				V
			I _{OH} = –2.6 mA	2.4	3.2		
	IR, OR	V _{CC} = 4.5 V,	I _{OH} = –0.4 mA	2.7	3.4		
V _{OL}	Any Q	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4	V
			I _{OL} = 24 mA		0.35	0.5	
	IR, OR	V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4	
			I _{OL} = 8 mA		0.35	0.5	
I _I		V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
I _{IH}		V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
I _{IL}		V _{CC} = 5.5 V,	V _I = 0.4 V			–0.1	mA
I _O ‡		V _{CC} = 5.5 V,	V _O = 2.25 V	–30		–112	mA
I _{CC}		V _{CC} = 5.5 V	Low		100	145	mA
			High		97	142	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.‡ The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, I_{OS}.

timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 5)

			MIN	MAX	UNIT
f _{clock}	Clock frequency	SI or SO		30	MHz
t _w	Pulse duration	SI or SO	High or low	15	ns
		RST	Low	15	
t _{su}	Setup time before SI↑	Data		0	ns
		RST	High (inactive)	15	
t _h	Hold time, data after SI↑			17	ns

ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY


SDAS107C – OCTOBER 1986 – REVISED APRIL 1998

switching characteristics (see Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYPT	MAX	MIN	MAX	UNIT
f _{max}	SI		35			30		MHz
	SO		35			30		
tw [†]	IR high		15			8		ns
tw [§]	OR high		19			8		ns
t _d (QV-ORH)	Q valid before OR [↑]		6	9		–5	12	ns
t _d (SOL-QX)	Q valid after SO [↓]		13			4		ns
t _{pd}	SI [↓]	Q	600	800		350	1000	ns
t _{PHL}	SI [↑]	IR	20	26		8	30	ns
t _{PLH}	SI [↓]		16	21		6	25	
t _{PLH} [¶]	SI [↓]	OR	600	800		350	1000	ns
t _{pd}	SO [↓]	Q	13	17		4	22	ns
t _{PHL}	SO [↑]	OR	23	27		7	33	ns
t _{PLH}	SO [↓]		20	24		6	30	
t _{PLH} [¶]	SO [↓]	IR	600	800		350	1000	ns
t _{PHL}	RST [↓]	OR	22	26		10	34	ns
t _{PLH}		IR	17	21		6	27	
t _{PHL}	RST [↓]	Q	14	14	17	5	19	ns





[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.[‡] The IR output pulse occurs when the FIFO is full, SI is high, and SO is pulsed (see Figure 4).[§] The OR output pulse occurs when the FIFO is empty, SO is high, and SI is pulsed (see Figure 3).[¶] Data throughput or fall-through times

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


PARAMETER	S1
t_{en}	t_{PZH} Open
	t_{PZL} Closed
t_{dis}	t_{PHZ} Open
	t_{PLZ} Closed
t_{pd}	t_{PLH} Open
	t_{PHL} Open

VOLTAGE WAVEFORMS
SETUP AND HOLD TIMESVOLTAGE WAVEFORMS
PROPAGATION DELAY TIMESVOLTAGE WAVEFORMS
PULSE DURATIONVOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 5. Load Circuit and Voltage Waveforms

APPLICATION INFORMATION

Figure 6. Word-Width Expansion: 192×12 Bits

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74ALS236N	ACTIVE	PDIP	N	16	25	TBD	Call TI	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



14/18 Pin Only
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated