

Single-Ended Bus Transceiver

FEATURES

- Operating Power Supply Range 6 V \leq V_{BAT} \leq 36 V
- Reverse Battery Protection Down to $V_{BAT} \ge -24 \text{ V}$
- Standby Mode With Very Low Current Consumption $I_{BAT(SB)} = 1 \mu A @ V_{DD} = 0.5 V$
- Low Quiescent Current in OFF Condition I_{BAT} = 120 μA and $I_{DD} \le 10 \ \mu A$
- ISO 9141 Compatible

- Overtemperature Shutdown Function For K Output
- Defined K Output OFF for Open GND
- Defined Receive Output Status for Open L or K Inputs
- Defined K Output OFF for TX Input Open
- 2-kV ESD
- Typical Transmit Speeds of 200 kBaud

DESCRIPTION

The Si9243AEY is a monolithic bus transceiver designed to provide bidirectional serial communication in automotive diagnostic applications.


The device incorporates protection against overvoltages and short circuits to V_{BAT} . The transceiver pin is protected and can be driven beyond the V_{BAT} voltage.

The RX output is capable of driving CMOS or 1 \times LSTTL load.

The Si9243AEY is built on the Vishay Siliconix BiC/DMOS process. This process supports bipolar transistors, CMOS, and DMOS. An epitaxial layer prevents latchup.


The Si9243AEY is available in a 8-pin SO package and operates over the automotive temperature range (-40 to 125°C). The Si9243AEY is available in both standard and lead (Pb)-free packages.

PIN CONFIGURATION AND FUNCTIONAL BLOCK DIAGRAM





OUTPUT TABLE AND STATE DIAGRAMS



Note: Over Temp is an internal condition, not meant to be a logic signal.

INPUTS		STATE VARIABLE		OUTPUT TABLE			
TX	L	Α	В	K	RXK	RX_L	Comments
0	0	1	1	0	0	0	
1	1	1	1	1	1	1	
0	1	1	1	0	0	1	
1	0	1	1	1	1	0	
X	L	0	1	HiZ	K	L	Over Temp
0	L	1	0	HiZ	K	L	Short Circuit
1	1	1	1	1	1	1	Receive Mode
1	0	1	1	0	0	0	

X = "1" or "0"

HiZ = High Impedance State

ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to Ground	Voltage on V _{DD}
Voltage On V _{BAT} –24 V to 45 V	K Pin Only, Short Circuit Duration (to V _{BAT} or GND) Continuous
Voltage K, L	Operating Temperature (T_A)40 to 125°C
Voltage Difference V _(VBAT, K, L)	Junction and Storage Temperature55 to 150°C
Voltage On Any Pin (Except V _{BAT} , K, L) or Max. Current	Thermal Resistance $\Theta_{ extsf{JA}}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

Voltage Referenced to Ground	K, L
V _{DD}	Digital Inputs
V _{BAT}	



		Test Conditions Unless Specified			Limits -40 to 125°C				
Parameter	Symbol	V _{DI}	_D = 4.5 to 5.5 V _{BAT} = 6 to 36 V	Temp ^a	Minb	Турс	Max ^b	Unit	
Transmitter and Logic Leve	ls		DAI	<u>-</u>		1	1		
TX Input Low Voltage	V _{ILT}			Full			1.5		
TX Input High Voltage	V _{IHT}				3.5			٧	
TX Input Capacitanced	C _{INT}			Full Full			10	pF	
TX Input Pull-up Resistance	R _{TX}	V _{DD} = 5.	5 V, TX = 1.5 V, 3.5 V	Full	10	20	40	kΩ	
K Transmit	17	DD DD	,					L	
		$R_L = 510 \Omega \pm 5\%, V_{BAT} = 6 \text{ to } 18 \text{ V}$		Full			0.2 V _{BAT}		
K Output Low Voltage	V _{OLK}	_	Full			0.2 V _{BAT}			
. 3	OLK	$R_L = 1 \text{ k}\Omega \pm 5\%, V_{BAT} = 16 \text{ to } 36 \text{ V}$ $R_L = 510 \Omega \pm 5\%, V_{BAT} = 4.5 \text{ V}$		Full			1.2		
		$R_L = 510 \Omega \pm 5\%, V_{BAT} = 4.5 \text{ to } 18 \text{ V}$		Full	0.95 V _{BAT}			V	
K Output High Voltage	V _{OHK}	$R_L = 1 \text{ k}\Omega \pm 5\%, V_{BAT} = 16 \text{ to } 36 \text{ V}$		Full	0.95 V _{BAT}				
K Rise, Fall Times	t _r , t _f		See Test Circuit	Full	*BAI		9.6	μS	
K Output Sink Resistance	Rsi			Full			110	Ω	
K Output Capacitanced	C _O		TX = 0 V	Full			20	pF	
Receiver									
L and K Input High Voltage	V _{IH}			Full	0.65 V _{BAT}				
L and K Input Hysteresis ^{c, d}	V _{HYS}			Full		0.05 V _{BAT}		V	
L and K Input Currents	I _{IH}		$V_{IH} = V_{BAT}$	Full			20	μΑ	
RX _L and RX _K Output Low Voltage	V _{OLR}	TX = 4 V	V_{ILK} , $V_{ILL} = 0.35 V_{BAT}$ $I_{OLR} = 1 \text{ mA}$	Full			0.4	V	
RX _L and RX _K Pull-up Resistance	R _{RX}			Full	5		20	kΩ	
RX _K Turn On Delay	† _K , ,	$\begin{aligned} R_L &= 510~\Omega~\pm5\%,~V_{BAT} = 6~to~18~V\\ C_L &= 10~n\text{F},~\text{See Test Circuit} \end{aligned}$ $\begin{aligned} R_L &= 1~\text{k}\Omega~\pm5\%,~V_{BAT} = 16~\text{to}~36~V\\ C_L &= 4.7~\text{nF},~\text{See Test Circuit} \end{aligned}$		Full		3	10		
TIAK Tulli Oli Belay	t _{d(on)}			Full		3	10	- μs	
RX _K Turn Off Delay	t _{d(off)}	$\begin{aligned} R_L &= 510~\Omega~\pm5\%, V_{BAT} = 6~to~18~V\\ C_L &= 10~nF,~See~Test~Circuit \end{aligned}$ $\begin{aligned} R_L &= 1~k\Omega~\pm5\%, V_{BAT} = 16~to~36~V\\ C_L &= 4.7~nF,~See~Test~Circuit \end{aligned}$		Full		3	10	μο	
,	u(on)			Full		3	10	10	
Supplies									
Bat Supply Current On	I _{BAT(on)}	$TX = 0 \text{ V}, \text{ V}_{BAT} \leq 16 \text{ V}$		Full		1.2	3	mA	
Bat Supply Current Off	I _{BAT (off)}	$V_{IHT} \le V_{TX}, V_{IHK} \le V_{K}, V_{IHL} \le V_{L} V_{BAT}$ $\le 12 V$		Full		120	220	μА	
Bat Supply Current Standby	I _{BAT(SB)}	$V_{DD} \le 0.5 \text{ V}, V_{BAT} \le 12 \text{ V}$		Full		<1	10	·	
Logic Supply Current On	I _{DD(on)}	$V_{DD} \leq 5.5 \text{ V}, TX = 0 \text{ V}$		Full		1.4	2.3	mA	
Logic Supply Current Off	I _{DD(off)}	$V_{IHT} \le V_{TX}, V_{IHK} \le V_K, V_{IHL} \le V_L V_{BAT}$ $\le 12 \text{ V}$		Full			10	μΑ	
Miscellaneous	•	•					•		
TX Transmit Baud Rate	BR _T	$R_L = 510 \Omega$, $C_L = 10 nF$		Full	10.4			LD'	
RX _L and RX _K Receive Baud Rate ^c	BR _R	6 V < V _{BAT} < 16 V, C _{RX} = 20 pF		Full		200		kBaud	
Transmission Frequency	f _{K-RXK}	$6 \text{ V} < \text{V}_{\text{BAT}} < 16 \text{ V}, \text{R}_{\text{K}} = 510 \Omega, \text{C}_{\text{K}} \le 1.3 \text{ nF}$		Full	50	200		kHz	
TX Minimum Pulse Width ^{d, e}	t _{TX}			Full	1			μs	
Over Temperature Shutdown ^d	T _{SHUT}	Temperature Rising		1	160	180			
Temperature Shutdown Hysteresis ^c	T _{HYST}					30		°C	

- Notes

 Room = 25°C, Cold and Hot = as determined by the operating temperature suffix.

 The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


 Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

 Guaranteed by design, not subject to production test.

 Minimum pulse width to reset a fault condition.



PIN CONFIGURATION



ORDERING INFORMATION				
Part Number	Temperature Range			
Si9243AEY-T1	40 to 105°C			
Si9243AEY-T1—E3 (Lead (Pb)-Free)	−40 to 125°C			

PIN DESCRIPTION						
Pin Number	Symbol	Description				
1	RX _K	K Receiver, Output				
2	RX_L	L Receiver, Output				
3	V_{DD}	Positive Power Supply				
4	TX	Transmit, Input				
5	GND	Ground Connection				
6	K	K Transmit/Receive, Bidirectional				
7	V _{BAT}	Battery Power Supply				
8	L	L Transmit, Input				

FUNCTIONAL DESCRIPTION

The Si9243AEY can be either in transmit or receive mode and it contains over temperature, and short circuit V_{BAT} fault detection circuits.

The voltage on the K and L pins are internally compared to $V_{BAT/2}$. If the voltage on the K or L pin is less than $V_{BAT/2}$ then RX_K or RX_L output will be "low." If the voltage on the K or L pin is greater than $V_{BAT/2}$ then RX_K or RX_L output will be "high.


In order to be in transmit mode, TX must be set "low." The TX signal is then internally inverted and turns the MOSFET on, causing the K pin to be "low." In transmit mode, the processor

monitors the RX $_{\rm K}$ and TX. When the two mirror each other there is no fault. In the event of over temperature, or short circuit to V $_{\rm BAT}$, the Si9243AEY will turn off the K output to protect the IC. The K pin will stay in high impedance and RX $_{\rm K}$ will follow the K pin. The fault will be reset when TX is toggled high. RX $_{\rm K}$, RX $_{\rm L}$ and TX pins have internal pull up resistor to V $_{\rm DD}$ while K and L pins have internal pull down resistors. When any one of the TX, V $_{\rm BAT}$ or GND pins is open the K output is off.


When the TX pin is set "high" the Si9243AEY is in receive mode and the internal MOSFET is turned off. RX_L and RX_K outputs will follow L and K inputs respectively.



TEST CIRCUIT AND TIMING DIAGRAMS (TRANSMIT ONLY)



APPLICATION CIRCUIT





Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com