

## This Unit: Caches and Memory Hierarchies




- Memory hierarchy
  - Basic concepts
- SRAM technology
  - Transistors and circuits
- Cache organization
  - ABCs
  - CAM (content associative memory)
  - Classifying misses
  - Two optimizations
  - Writing into a cache
- Some example calculations

#### **Basic Cache Structure**



## **Basic Cache Structure**



# Calculating Tag Size

- "4KB cache" means cache holds 4KB of data
  - Called capacity
  - Tag storage is considered overhead (not included in capacity)
- Calculate tag overhead of 4KB cache with 1024 4B frames
  - Not including valid bits
  - 4B frames  $\rightarrow$  2-bit offset
  - 1024 frames  $\rightarrow$  10-bit index
  - 32-bit address 2-bit offset 10-bit index = 20-bit tag
  - 20-bit tag \* 1024 frames = 20Kb tags = 2.5KB tags
  - 63% overhead

## Measuring Cache Performance

- Ultimate metric is t<sub>avg</sub>
  - Cache capacity roughly determines t<sub>hit</sub>
  - Lower-level memory structures determine t<sub>miss</sub>
  - Measure %<sub>miss</sub>
    - Hardware performance counters (Pentium, Sun, etc.)
    - Simulation (write a program that mimics behavior)
    - Hand simulation (next slide)
  - $\%_{miss}$  depends on program that is running
    - Why?


#### **Cache Performance Simulation**

- Parameters: 8-bit addresses, 32B cache, 4B blocks
  - Addresses initially in cache : 0, 4, 8, 12, 16, 20, 24, 28
  - To find location in cache, do mod32 arithmetic (why 32?)

Cache contents (prior to access)	Address	Outcome
0, 4, 8, 12, 16, 20, 24, 28	200 (200%32=8)	Miss
0, 4, <b>200</b> , 12, 16, 20, 24, 28	204 (204%32=12)	Miss
0, 4, 200, <b>204</b> , 16, 20, 24, 28	144 (144%32=16)	Miss
0, 4, 200, 204, <b>144</b> , 20, 24, 28	6	Hit
0, 4, 200, 204, 144, 20, 24, 28	8	Miss
0, 4, <mark>8</mark> , 204, 144, 20, 24, 28	12	Miss
0, 4, 8, <b>12</b> , 144, 20, 24, 28	20	Hit
0, 4, 8, 12, 144, 20, 24, 28	16	Miss
0, 4, 8, 12, <b>16</b> , 20, 24, 28	144	Miss
0, 4, 8, 12, <b>144</b> , 20, 24, 28	200	Miss

#### **Block Size**

- Given capacity, manipulate  $%_{miss}$  by changing organization
- One option: increase **block size** 
  - + Exploit **spatial locality** 
    - Caveat: works only up to a point
  - + Reduce tag overhead
  - Notice tag/index/offset bits



# Calculating Tag Size

- Calculate tag overhead of 4KB cache with 512 8B frames
  - Not including valid bits
  - 8B frames  $\rightarrow$  3-bit offset
  - 512 frames  $\rightarrow$  9-bit index
  - 32-bit address 3-bit offset 9-bit index = 20-bit tag
  - 20-bit tag \* 512 frames = 10Kb tags = 1.25KB tags
  - + 32% overhead

+ Less tag overhead with larger blocks

## **Cache Performance Simulation**

- Parameters: 8-bit addresses, 32B cache, 8B blocks
  - Addresses in base4 ("nibble") notation
  - Initial contents : 0000(0010), 0020(0030), 0100(0110), 0120(0130)

Cache contents (prior to access)	Address	Outcome
0000(0010), 0020(0030), 0100(0110), 0120(0130)	3020	Miss
0000(0010), <b>3020(3030)</b> , 0100(0110), 0120(0130)	3030	Hit (spatial locality!)
0000(0010), 3020(3030), 0100(0110), 0120(0130)	2100	Miss
0000(0010), 3020(3030), <b>2100(2110)</b> , 0120(0130)	0012	Hit
0000(0010), 3020(3030), 2100(2110), 0120(0130)	0020	Miss
0000(0010), <b>0020(0030)</b> , 2100(2110), 0120(0130)	0030	Hit (spatial locality)
0000(0010), 0020(0030), 2100(2110), 0120(0130)	0110	Miss (conflict)
0000(0010), 0020(0030), <b>0100(0110)</b> , 0120(0130)	0100	Hit (spatial locality)
0000(0010), 0020(0030), 0100(0110), 0120(0130)	2100	Miss
0000(0010), 0020(0030), <b>2100(2110)</b> , 0120(0130)	3020	Miss

#### **Effect of Block Size**


- Increasing block size has two effects (one good, one bad)
  - + Spatial prefetching
    - For blocks with adjacent addresses
    - Turns miss/miss pairs into miss/hit pairs
    - Example from previous slide: 3020,3030
  - Conflicts
    - For blocks with non-adjacent addresses (but adjacent frames)
    - Turns hits into misses by disallowing simultaneous residence
    - Example: 2100,0110
  - Both effects always present to some degree
  - Spatial prefetching dominates initially (until 64–128B)
  - Interference dominates afterwards
  - Optimal block size is 32–128B (varies across programs)

## Conflicts


- What about pairs like 3030/0030, 0100/2100?
  - These will **conflict** in any size cache (regardless of block size)
    - Will keep generating misses
- Can we allow pairs like these to simultaneously reside?
  - Yes, but we have to reorganize cache to do so

Cache contents (prior to access)	Address	Outcome
0000, 0010, 0020, 0030, 0100, 0110, 0120, 0130	3020	Miss
0000, 0010, 3020, 0030, 0100, 0110, 0120, 0130	3030	Miss
0000, 0010, 3020, <b>3030</b> , 0100, 0110, 0120, 0130	2100	Miss
0000, 0010, 3020, 3030, 2100, 0110, 0120, 0130	0012	Hit
0000, 0010, 3020, 3030, 2100, 0110, 0120, 0130	0020	Miss
0000, 0010, 0020, 3030, 2100, 0110, 0120, 0130	0030	Miss
0000, 0010, 0020, <b>0030</b> , 2100, 0110, 0120, 0130	0110	Hit

## **Set-Associativity**



# Set-Associativity



## **Cache Performance Simulation**


- Parameters: 32B cache, 4B blocks, **2-way set-associative** 
  - Initial contents : 0000, 0010, 0020, 0030, 0100, 0110, 0120, 0130

Cache contents	Address	Outcome
[0000,0100], [0010,0110], [0020,0120], [0030,0130]	3020	Miss
[0000,0100], [0010,0110], [0120, <b>3020</b> ], [0030,0130]	3030	Miss
[0000,0100], [0010,0110], [0120,3020], [0130, <b>3030</b> ]	2100	Miss
[0100, <b>2100</b> ], [0010,0110], [0120,3020], [0130,3030]	0012	Hit
[0100,2100], [0010,0110], [0120,3020], [0130,3030]	0020	Miss
[0100,2100], [0010,0110], [3020, <b>0020</b> ], [0130,3030]	0030	Miss
[0100,2100], [0010,0110], [3020,0020], [3030, <b>0030</b> ]	0110	Hit
[0100,2100], [0010,0110], [3020,0020], [3030,0030]	0100	Hit (avoid conflict)
[2100,0100], [0010,0110], [3020,0020], [3030,0030]	2100	Hit (avoid conflict)
[0100,2100], [0010,0110], [3020,0020], [3030,0030]	3020	Hit (avoid conflict)


# **Cache Replacement Policies**

- Set-associative caches present a new design choice
  - On cache miss, which block in set to replace (kick out)?
- Some options
  - Random
  - FIFO (first-in first-out)
    - When is this a good idea?
  - LRU (least recently used)
    - Fits with temporal locality, LRU = least likely to be used in future
  - NMRU (not most recently used)
    - An easier-to-implement approximation of LRU
    - NMRU=LRU for 2-way set-associative caches
  - **Belady's**: replace block that will be used furthest in future
    - Unachievable optimum (but good for comparisons)
  - Which policy is simulated in previous slide?


### NMRU and Miss Handling



# Physical Cache Layout



## **Full-Associativity**



- How to implement full (or at least high) associativity?
  - Doing it this way is terribly inefficient
  - 1K matches are unavoidable, but 1K data reads + 1K-to-1 mux?