

Flash Memory with Nanoparticle Floating Gates

Sanjay Banerjee

**Director, Microelectronics Research Center
Cockrell Chair Professor of Electrical & Computer Engineering
University of Texas at Austin**

- Why Nanoparticles in Flash Memory
- Self-assembly schemes
- Device Performance

Acknowledgements: DARPA MARCO, NSF NIRT, Micron

The Scale of Things – Nanometers and More

Things Natural





Dust mite
200 μm




Human hair
~ 60-120 μm wide


Red blood cells with white cell
~ 2-5 μm




~10 nm diameter



ATP synthase




DNA
~ 2-1/2 nm diameter




Atoms of silicon
spacing ~ tenths of nm




Ant
~ 5 mm




Fly ash
~ 10-20 μm




Things Manmade



Head of a pin
1-2 mm




MicroElectroMechanical (MEMS) devices
10 - 100 μm wide




Pollen grain
Red blood cells


Zone plate x-ray "lens"
Outer ring spacing ~ 35 nm




Self-assembled,
Nature-inspired structure
Many 10s of nm




Nanotube electrode




Quantum corral of 48 iron atoms on copper surface
positioned one at a time with an STM tip
Corral diameter 14 nm






The Challenge



Fabricate and combine nanoscale building blocks to make useful devices, e.g., a photosynthetic reaction center with integral semiconductor storage.



Carbon nanotube
~ 1.3 nm diameter




Flash memory applications



Markets
Consumer Electronics
Networking
Wireless
Industrial Control
Automotive


Control Gate

Floating gate



Tunnel dielectric


NAND Flash Market Segmentation



NOR Flash had TAM of 7B\$, mostly in wireless cell phones.

Very high growth rates!!!

Flash Technology Scaling History



Volume Production Year / Technology Generation



Source: Intel

- **Flash Invented in mid 1980's**
 - NOR flash evolved from EPROM
 - NAND started as poly-poly erase cell later evolving to present structure
- **~20 years & 10 Generations of ETOX® (Intel NOR) High Volume Production**
- **8+ years & 5 Generations of MLC: 2bit / cell**

NVM- Long Term Requirements (ITRS 2006)

<i>Year of Production</i>	<i>2014</i>	<i>2015</i>	<i>2016</i>	<i>2017</i>	<i>2018</i>	<i>2019</i>	<i>2020</i>
<i>DRAM ½ Pitch (nm) (contacted)</i>	28	25	22	20	18	16	14
<i>MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)</i>	28	25	22	20	18	16	14
<i>MPU Physical Gate Length (nm)</i>	11	10	9	8	7	6	6
<i>Flash technology NOR/NAND – F (nm) [1]</i>	28/25	25/23	22/20	20/18	18/16	16/14	14/13
<i>Flash NOR cell size – area factor a in multiples of F² [2], [3], [4], [5]</i>	10–12	10–13	10–13	11–14	11–14	12–14	12–14
<i>Flash NAND cell size – area factor a in multiples of F² SLC/MLC [6]</i>	4.0/1.0	4.0/1.0	4.0/1.0	4.0/1.0	4.0/1.0	4.0/1.0	4.0/1.0
<i>Flash NOR typical cell size (µm²) [7], [8]</i>	0.0086	0.0073	0.0057	0.005	0.004	0.0034	0.0026
<i>Flash NOR L_g-stack (physical – µm) [8], [9]</i>	0.09	0.09	0.08	0.08	0.07	0.07	0.06
<i>Flash NOR highest W/E voltage (V) [10], [11]</i>	6–8	6–8	6–8	6–8	6–8	6–8	6–8
<i>Flash NAND highest W/E voltage (V) [12]</i>	15–17	15–17	15–17	15-17	15–17	15–17	15–17
<i>Flash NOR I_{read} (µA) [13]</i>	24–30	23–29	22–28	21–27	20–26	19–25	18–24
<i>Flash coupling ratio [14]</i>	0.6–0.7	0.6–0.7	0.6–0.7	0.6–0.7	0.6–0.7	0.6-0.7	0.6-0.7
<i>Flash NOR tunnel oxide thickness EOT (nm) [15]</i>	7 – 8	7 – 8	7 – 8	7 – 8	7 – 8	7 – 8	7 – 8
<i>Flash NAND tunnel oxide thickness EOT (nm) [16]</i>	6–7	6–7	6–7	6–7	6–7	6–7	6–7
<i>Flash NOR interpoly dielectric thickness EOT (nm) [17]</i>	8–10	8–10	8–10	8–10	7–9	6–8	6–8
<i>Flash NAND interpoly dielectric thickness (nm) [18]</i>	9–10	9–10	9–10	9–10	9–10	9–10	9–10
<i>Flash endurance (erase/write cycles) [19]</i>	1.00E+06	1.00E+06	1.00E+07	1.00E+07	1.00E+07	1.00E+07	1.00E+07
<i>Flash nonvolatile data retention (years) [20]</i>	20	20	20	20	20	20	20
<i>Flash maximum number of bits per cell (MLC) [21]</i>	4	4	4	4	4	4	4

Nanoparticle Gate Flash Memory



Conventional Flash Memory

A defect totally discharges the floating gate



- Thick tunnel oxide
- High voltage/ power
- Low reliability/ speed

Nano-floating Gate Memory



A defect discharges only one dot

- High-k tunnel oxide
- Speed/ power/ density better
- Reliability improved
- *New phenomena*- self-assembly, Coulomb blockade, multi-level cells


Band diagram of HfO₂ and SiO₂ dielectric at low program voltage



Program & Erase Transient Characteristics




The Bio-nanometer Perspective




Nanomaterials:

- Nanotubes
- Dendrimers
- Nanopores
- Quantum dots
- Nanoshells
- Nanoparticles




Gate/
dielectrics/substrate




Transistor



Interconnect



Integrated circuit



Microprocessor





Fig. 1. Schematic drawings of apoferritin molecule, (a) looking down along four fold axis (b) cross-section of apoferritin (c) looking down along three fold axis.

Yamashita, IEDM 2006, p. 447 (Ferritin)



Ishii, Nature Vol. 423, 2003 (Chaperonin)









Fig. 3. (a) Interaction of protein-protein and substrate-protein bestowed by the target-specific affinity peptides. (b) Two-dimensional hexagonally close packed array directly formed on the Si substrate.

Protein assembly of Metal (Co, Au,..) and Semiconductor (PbSe, CdSe, Ge ..) NCs




Schematic structure of Chaperonin 60 (GroEL)

STEM images of PbSe nanocrystals on SiO₂



Without chaperonin template





With chaperonin template


Various semiconductor and metal nanocrystals self-assembled, including Co

Density $\sim 10^{12} \text{ cm}^{-2}$


ΔV_{FB} comparison of protein-mediated PbSe NC MOS capacitor and control samples




	PbSe NCs	Protein Template (Annealed)
A	✓	✓
B	✓	×
C	×	✓
D	×	×



Endurance and Retention Characteristics








Devices survived 10^5 cycles of program/erase operation; no sign of window closure




Devices have good retention.


Heat Shock Proteins (Trent, NASA)



Coulomb Blockade in SiGe dot on SiO₂ and HfO₂




SiGe on SiO₂ @ 520 °C




- Limits programming by direct tunneling at low voltages
- Multiple electron storage reduces life-time in nanocrystal

Putting an electron on nanocrystal raises other energy levels




- Low T: Given a Write voltage, fixed no. of electrons in nanocrystal
- For nanocrystals $<$ 5nm, this effect is significant at room temperature

Vertical Flash Memory




Schematic side view




Scanning Electron Micrograph

Vertical Flash Retention at 300K




E1237 PCL_070104002_VFR5W4_04_3DFlash_Nanocrystals.dm3 MAG: 295kx





Nanoparticle Self-Assembly Using PS-*b*-PMMA Copolymer

Process Flow

Employing a sandwich of organic/ inorganic/ organic layers (Polyimide/ SiO₂/ PS-*b*-PMMA) to engineer the aspect ratio of the patterns



Material Characterization



SEM micrographs of (a) Copolymer template, (b) transferred polymer patterns into the underlying SiO₂ layer, (c) ultimate array of Ni nanoparticles. (d) Cross-sectional image of the embedded nanoparticles within SiO₂.


Histogram of the copolymer pore size distribution shown in Fig. (a)

(a)


(b)

(c)


Characteristics of MOSCAP Memory Devices



High frequency C-V Characteristics @ 1MHz



Memory window for different program voltages



Transient characteristics of the memory device w/ Ni dots

ce (C/C_{ox})

V_{FB} (V) 1.0





Fig. 1. Nonvolatile charge storage node comparisons.



Molecular Memories, Misra,
IEDM p.537 2003; IEDM p. 707 2004.

Variability, DOS ?




SONOS trap densities $\sim 10^{19} \text{ cm}^{-3} \text{ eV}^{-1}$
For $\sim 3 \text{ nm}$ layer, $\sim 3 \times 10^{12} \text{ cm}^{-2}$ traps
spatially and energetically distributed

Non-MOS Memory Contenders (adapted from Fazio, Intel)



	MRAM	FeRAM	Phase Change
Cell Size λ^2	Large ~40 → 20	Large ~25	Small ~6.5
CMOS Integration	<200C Post Magnetic Tight MJT control	Fe reduces in hydrogen Etching difficult for Fe	Compatible with backend CMOS metal processing
Read	Non-Destructive, Fast, Low Power	Destructive: Endurance limited read	Non-Destructive, Moderate speed, Scales poorly
Write	Power constrained, Scales poorly; half select issue	Low power capacitive Theoretically good speed	Power constrained, large drivers, Improves with scaling
Cycling Endurance	Theoretically Infinite	1e-8 → 1e12; claims made, but limited data	~1e12; claims made, but limited data; Erratic failures
Scalability	Write current increases with scaling, materials engineering required at each scaling node; superparamagnetic limit?	3D cell required sub 90nm. Material engineering required at each scaling node	No material changes, No physical limits known down to ~5nm
Application	Embedded Working Memory Low Density	Embedded Low Power Low Density	Stand Alone or Embedded High Density Low Cost

Color Code

Poor
OK
Good



Memory Type		SRAM	DRAM	MRAM Industry	NOR	NAND	FeRAM	PCM
Cell Elements		6T	1T1C	1R 1T	1T		1T1C	1T1R
Feature Size F, nm	2007	90/65	65	180	65/57	65/57	130	90
	2018	18	18	22	25	25	25	18
Cell Area	2007	140 F ²	7.5 F ²	25 F ²	9-11 F ²	4 F ²	34 F ²	7.2 F ²
	2018	140 F ²	5 F ²	16 F ²	9/4 F ²	4/1 F ²	16 F ²	4.7 F ²
Read Time	2007	0.4 ns	<15 ns	<25 ns	14 ns	70 ns	80 ns	60 ns
	2018	70 ps	<15 ns	<0.5 ns	2.5 ns	12 ns	<20 ns	<60 ns
W/E Time	2007	0.4 ns	<15 ns	<25 ns	1 μs/10 ms	1ms/0.1 ms	15 ns	50/120 ns
	2018	<0.1 ns	<15 ns	<0.5 ns	1 μs/10 ms	1ms/0.1 ms	1 ns	Not known
Retention Time	2007	Volatile	64 ms	> 10 y	> 10 y	> 10 y	> 10 y	> 10 y
	2018	Volatile	64 ms	> 10 y	> 10 y	> 10 y	> 10 y	> 10 y
Write Cycles	2007	>3E16	>3E16	>1E16	>1E5	>1E5	1E13	1E12
	2018	>3E16	>3E16	>1E16	>1E5	>1E5	>1E16	1E15
Write operating voltage (V)	2007	1.2	2.5	1.8	7-9	15-17	0.9 - 3.3	3
	2018	0.7	1.5	<1.8	6-8	15-17	0.7 - 1	<3
Read operating voltage (V)	2007	1.2	2.5	1.8	2.5	2.5	0.9 - 3.3	3
	2018	0.8	1.5	<1.8	1.2	1.2	0.7 - 1	<3
Write energy (J/bit)	2007	7E-16	1E-16	1E-10	8E-15	8E-15	2E-14	1E-10
	2018	2E-17	4E-17	2E-11	3E-15	3E-15	4E-15	Not known
3D Potential		No	No	Yes	No	No	No	Yes
Cell Stacking		No	No	Yes	Yes	Yes	No	Not known
MLC Potential		No	No	Yes	Yes	Yes	No	Not known
Die Efficiency %		70	56-63	Not known	35-46	54-60	Not known	Not known



- **End-of-roadmap (2020, L=6 nm) NAND F= 14 nm, Tox= 6 nm, Cell area ~ 1000 nm²; (3X for NOR)**
- **NC spacing ~ tunnel oxide thickness ~ 4 nm**
- **Spacing & NC size/DOS affects charge capture cross-section & Read**
- **Optimal spacing depends on dielectric & NC band diagram, retention (10⁸ s), Erase/Write times (10⁻⁶ s) → E_{barr}= 1eV**
- **For NC densities of ~ 10¹² cm⁻², room for ~10 NC**
- **Variability is a challenge for NC & trap-based cells**
- **Self-assembly and non-planar structures?**

There is plenty of room at the bottom!

Feynman

The fundamental parameters of the human brain¹³² are estimated to be:

- Number of neurons— $2E10$
 - A single neuron can make 100 to 10,000 synaptic connections
 - Mass— 1.3 kg^{133}
 - Volume— 600 cm^3
 - Power consumption—15–30 Watts
 - Information stored— $1E12$ (short term) bits
 - Information processed— $1E16$ bits/second
- Will these devices make it? The answer is a very definite.....

Maybe!!