

Erik DeBenedictis




NATIONAL



53-110

Made in U.S.A.

Erik DeBenedictis

UNLOAD CIRCUITRY






Internal Transfer Rate

3' Ribbon Cable 900 ns / cycle
 300" = 25' Ribbon Cable 2000 ns / cycle

DH280 Board

03M01	!X1
03M02	!X2
⋮	
03M15	GND
03M16	GND

03M CC



3-Nov-81

PROM8

Does checksum of its prom (800-FFF) and prints on terminal. Repeats.

Should print 954B

PROM0

Does checksum of PROM0 (0-800) and prints on terminal. Repeats.

Check with PROM burner for verification.

RAM4

Does ramcheck of ram at 4000-7FFF. Writes incrementing 16 bit patterns and compares back. Starting 16 bit value is printed each iteration.

If fail is found program checks S1 to continue

S1 up \Rightarrow continue

S1 down \Rightarrow wait

RAM5

Same as RAM4 but for RAM 8000-BFFF

RAMX

Same as RAM4 but for RAM 4000-BFFF


3-NOV-81

ECHO

Outputs message. Then inputs from terminal and echos character plus one.

I/O check: SIO/O

Ch A	RxDA	12
	TxDA	15
Ch B	RxDB	28
	TxDB	26



RAMALL

Checks all RAM (4000-BFFF). If an error is detected the syndrome is printed. S1 up \Rightarrow continue on error,
S1 down \Rightarrow stop on error.

ZMON for DH280

NMICVT 42FF

OUTBYT 4301

-I078 \Leftrightarrow Reset fifos

4-NOV-81

TIMING

(Forget it)

13-NOV-81

MAIN BOARD

8288 -AEN should be GND, not 5V

-RAS should come from -A17

-PROM should come from A17

RAM address ~~to M4, M2, M1, M0~~ Power Supplies Backward

IO word addressed - change decoders to A4, A2, A3 from ~~A1-A2~~

21 Jan 82


BASE7 board/Wirelist

Discovered logic error on 245, prevented reading external I/O space.



WAS



IS



Base7 is recommended for future designs.




74C14s

Node OQR needs pullup.

Delay -OQA - OQA is too large.

KEN C INTERFACE




Delay CK IN ∇ to OR ∇ 25 ns

23 Jan 82

CMOS

External Interface New5




Schmitt 74C14

Inverter 74C04

NOR 14411


Buffer 74C941



Handshake

<IQA
 <OQφ- →
 01A 10

<-IQR
 <OQ3 →
 01A 13



1 foot cable
(multi-colored from stockroom)

2v/div vert
500ns/div horiz


1.5ps cycle
(set 4 phases)

TBQE Generation

23 Jan 82
Cmos

OQR →
01B02


OQA →
01B01



2V/div vert
200ns/div horiz

OQR →
01B02

TBQE →
01B03




2V/div vert
200ns/div horiz
Traces are zeroed
at center and
bottom.

Zero overlap.

TB No glitch, but signal wiggles a bit.

23 Jan 82
Cnos

Data Setup



IQ ϕ
DATA
02F01 →

IQR
02F04 →

2 v/div vert
200ns/div horiz
(Multicolored
cable, 1' long)

150 ns setup time

23 Jan 82

MIXED

LS TTL implementation

Schmitt 7414 (LS)

Inverter 7404 (LS)

Nor 1441


Buffer 74244 (LS)

Buffer Effect

Only change 74C941 for 74LS244!

IQR →

IQR →



2v/div vert

200ns/div horiz

150-225 ns setup time change.

CMOS takes 75ns longer than LS TTL.


23 Jan 82

Handshake

LSTTL

<IQA →
01A10

<IQR →
01A13



2v/div vert

traces zeroed
center & bottom

50ns/div horiz

350ns cycle (3 of 4 phases)


23 Jan 82

TBQE Generation

LSTTL

OQR →
01A02

OQA →
01A01




vert 2v/div
(centered)

50ns/div horiz

OQR →
01A02

TBQE →
01A03



2v/div vert
(centered)

100ns/div horiz

Note significant overlap.

No glitch.


Data Setup

23 Jan 82

1.5 TTL

IQ ϕ
02F01 →

IQR
02F04 →



2V/div vert
(centered)
50ns/div horiz

Data Setup - 30 ns


23 Jan 82

Long Cable CMOS interface

CMOS Long

← IQA
O1A10 →

← IQR
O1A13 →



60 foot
2v/div vert
5ps/div horiz

Cycle 10 μ s (3 of 4 phases)


TBQE Generation

23 Jan 82

CMOS Logic

OQR
01C02 →

TBQE
01C03 →




2v/div vert
centered

2μs/div horiz

OQR
01C02 →

TBQE
01C03 →



2v/div vert
(centered)

50ns/div horiz

No glitch

Data Setup


23 Jan 82

Cmos Long

Din
02F01



IQR
02F04



2v/div vert
(centered)

5 μ s/div horiz


Data setup 2 μ s

86-12a interrupts

		INT	59A
0	RX INTR	82	81
1	TX INTR	90	88
2	FIFO TX FIFO TX THR INTR		91 79
3	FIFO TX FIFO TX CDC	70	78
4	BFI TX	69	70 77
5	BFI TX	68	70 76
6	FIFO TX FIFO TX	70 66	70 75
7	FIFO TX FIFO TX	70 65	70 74

RAM Death Diagnostic

RAM model:



An interesting RAM characteristic might be obtained by examining an entire ~~row~~ row.

Locations on each row are separated by 256 addresses / 512 bytes. Adjacent rows should be in a known (constant) state to prevent coupling.

We actually examine every 256th byte due to the funny 128 refresh stuff.

Test: Zero 16 rows and analyze only the middle one. Use feedback to adjust delay to exact threshold of one bit and observe other bits. The particular bit of interest is known to drift 0 → 1.

Feedback model:

stage 1 exponentially increasing times (2^n) until 1 bit observed

stage 2 successive approx. until convergence

stage 3 algorithm:

init jump = 1

dir = \emptyset

count from before

if direction change from last time then

jump = 1

else jump = jump + (jump + 1) * 2

~~so if dir =~~

if bit = 1 then count = count - jump

if bit = \emptyset then count = count + jump

dir = bit

Output row msb tested:

Results particular unit

SF8E on screen
COUNT 0578

820A080080208A

heat gun 20"

CPU fails, probably just hot!

heat gun 15"

Might be unreliable ?? Can't tell.

4393

8A0A2800002888

438E

8A0A2800002888

Other unit

1A9F	2A2A0222A2A880
1AAD	AA2A0222A2A880
1A8F	2A2A0202A2A880
195Z	AA2A0202A2A880
1986	2A2A0222A2A880
145B	2A2A0202A2A880

← POWER CYCLE

First unit

414A	0A0A2800002088
4188	8A0A2800002888
429B	8A8A280080288A
3FB3	0A0A2800002888
3437	8A8A2800002888

← POWER CYCLE

Speed check

65,000 packets in 6 sec

10 K packets/sec

10K · 16 160K bytes/sec

Failure:

Channel 4, receiver, board ✓

* Cables swapped - no effect

* Transmit FIFO - no effect

* 4.956 V original

4.817 V still happens

5.150 V still happens

Channel 4, 14001 still happens } sorry,
Channel 4, 74c04 still happens } wrong board

* Channel 4 14001 replaced still happens

* Channel 4 14c14 & 14c04 still happens

* Software swizzle of 4 & 5 still happens

* Extra software guard still happens

18 October 82

Reported ram problem, CPU #1

Flakiness at the following addresses:

55AB	75eB	D32C	D126	D927
57A8	7789	D32D	DB24	
57A9	7987	D52A	DB25	
5B44	7B85 ??	D52B	DD23	
5BA5		D728		
5DA3		D729		

Program R, 580h

Action: Replace 8288 - no effect

{ 74L500 } → 7400/74L5373 (adj 8288) - gone
 with
 { 74100 } → 7400 only - gone

nothing - still there

74L500 with another 7400

D52B D927

74L500 with 74H00

- gone

Old 7400 saved 74H00 left in

Hits at:

11FF3	31
11FF4	59
11FF3	17
11FF4	BF

23 Oct 82

Con't later

23 Oct 82

Problem reported with 74H00.

Analysis: With a 74LS00 the -RAS line is overloaded and the H \rightarrow L transition is slow, irregular and delayed. With a 7400 it is better, 74H00 better yet. 74500 rings alot, but probably due to scope.

Flokey board has power supply voltage of 4.75v.

Suggestions: Use 74S373 for the RAS address driver.

This improves timing under all circumstances.

Use ~~7400~~ 74H00 (or 74500 if the signal quality can be verified). This fixes the H \rightarrow L -RAS transition.

If the RAM is slow, a 7404 instead of 74LS04 will give \approx 3ns more RAS-CAS interval. The value of this is questionable

Use supply voltage = 5v.

Criticism: The overloaded 74LS00 is an engineering error.

The source of the error was either sloppy debugging, or due to the prototype also using a 7400 (because 74LS00's not available).

The 74S373 / 74LS373 is OK either way, and the original engineering used all LS.

Supply voltage is not an engineering problem.

23 Oct 82

Problem is definitely write related. Memory write fails and previous contents are still there. Where does it go??

1		FF3	31
1		FF4	59
1		FF3	17
1		FF4	BF
1		FF2	0F
1		FF4	4F
1		FF7	18

Ram test program R3.

Designed to allow detection of a mis-write. Checks until error then calculates syndrome of memory. Syndrome will reveal if and the address of an extraneous write.

H00 → no errors, no extra writes

LS00 → 57A9 error

17A9 extra write

57A9 error

NO extra write

57A9 error

17A9 extra write (2C) in 17A9 07 error

57A9 error


NO extra write

23 Oct 82

Changed to 74H09


745373 - low address

supply @ 5.0V




\overline{RAS} & \overline{CAS} 20ns/div 1v/div


-RAS driver: 74LS00




\overline{RAC} & \overline{CAE} 20ns/div 1v/div
using 74H06, 745373, 4.74 V supply




\overline{RAS} & \overline{CAS} 20ns/div 1v/div
using 74H06, 745373, 5.00 V supply




$\overline{\text{RAS}}$ & $A\phi$ 20ns/div 1v/div
 74H04, ~~745373~~, 745373, 5V supply



$\overline{\text{RAS}}$ and $A\phi$ 20ns/div 1v/div
 74H04, 745373, 5V supply



CAS & $A\phi$ 20ns/div 1v/div
74H00, 745873, 5v supply




CAS & $A\phi$ 20ns/div 1v/div
74H00 & 745873, 5v supply

23 Oct 82


BFIB problem:

BFIB board screws up ram accesses
to addresses XFFx .

Problem: incorrect logic on BFIB board: output
drivers gated with I/O address without
I/O access:



Added to BFIB to make BFIB2. Board changed.
Untested.



77 9E A
\$225