Verilog Wires and Registers

... are the basic components for

- 1. Connecting gates and modules
- 2. Creating signals
- 3. Keeping a status

4-valued Logic

Wires and registers carry the following values:

- 0 logic zero (FALSE)
- 1 logic one (TRUE)
- z high impedance output
- **x** unknown (*any or none of above*)
- 1. Unconnected inputs are 'z'
- 2. 'z' as input equals 'x'
- 3. initially, *everything* is 'x'

Example for NAND Gate

Truth table:

_	0	1	Z	x
0	1	1	1	1
1	1	0	X	X
z	1	X	х	х
x	1	х	х	х

Purpose (Wire)

- A *wire* is a structural element that connects a source of a signal with a number of sinks
- it does not have any status and must be continuously driven
- it provides the only way of connecting modules with each other

Defining a Wire

- A wire is declared as
 - wire cable;

and is referred to by its name "cable"

284

- a wire can be connected with *one* output, either from a gate or another module
- a wire can be connected with *any* number of inputs for gates or modules

Defining a Wire

• wires can be *assigned* to other wires:

wire cable1, cable2; assign cable2 = cable1;

which implies that cable2 is branched from cable1

• input and output ports of a module are usually wires

 fining a Register A register is declared as reg bit; and is referred to by its name "bit" 	 Defining a Register a register has a status, which remains constant until it is changed by a procedural assignment the initial status is "x" (unknown)
 A register is declared as reg bit; and is referred to by its name "bit" 	 a register has a status, which remains constant until it is changed by a procedural assignment the initial status is "x" (unknown)
• a register can be used to feed any input where a wire could be used as well, but a wire cannot feed a register!	 a register can never be an input port, but it can feed an output port
290	291
	200

Initial and Always Constructs

Modules can perform one or more concurrent sequences of actions (*processes, threads*)

- 1. initial: a sequence is to be performed once only immediately after the instantiation of a module
- 2. always: a sequence is to be repeated as long as the module exists

Initial and Always Constructs

- In particular, the sequence contains
 - 1. *procedural assignments* to initialize or modify register values
 - 2. *delay* specifications to schedule actions for a specific time and order
- Sequences may contain *control statements*

Example:

A clock signal generator: after initialization, change the value every n time intervals:

module clockgen (clock); output clock; reg clock;

initial
 #5 clock = 1;

always #50 clock = ~clock;

endmodule

Continuous Assignments Module Declarations Procedural Assignments ... either describe *fixed* connections between ... describe the assignment of a specific value A module is declared following this scheme: two wires, or how to create a new signal out to a register at a specific *time*: 1. module name (ports); of others: • module idleNAND (out, ina, inb); 2. input input-ports; • module everNAND (out, ina, inb); input ina, inb; output *output-ports*; 3. reg output-registers; input ina, inb; output out; 4. output out; reg out; 5. wire local wires: assign out = ~(ina&inb); always reg local registers; 6. #20 out = ~(ina&inb);endmodule 7. assign wire = expression; endmodule 8. module [name] (ports); Note: Only wires can be used on the left hand 9. initial statement-list side of a continuous assignment! Note: Only registers can be used for a procedu-10. always statement-list ral assignment! 11. endmodule 296 **Registers as Output-Ports** Vectors Vectors • the numbering may be freely specified: ... "bundle" a set of wires or registers Ports are in general considered wires [3:0] numbers $i \in \{3, 2, 1, 0\}$ [0:3] numbers $i \in \{0, 1, 2, 3\}$ • a register can never be an input port Example [6:9] numbers $i \in \{6, 7, 8, 9\}$ • a register can feed an output port: including negative indices a set of four registers can be defined as: • subvectors can be specified on either side output outreg; reg [3:0] regset; of an assignment, e.g. regset [2:1] reg outreg;

- the output port outreg has always the value of the register outreg
- \Rightarrow A register cannot be altered by any other module than the one in which it is declared!

and accessed as regset [0] ... regset [3]

• scalars and vectors can be combined to new vectors with {a, b, ...}

Example:

<pre>module split_vector; reg [7:0] source; wire [3:0] part1; wire [3:0] part2; wire [3:0] center; wire [3:0] outer;</pre>
<pre>// connect parts with source assign part1 = source[3:0]; assign part2 = source[7:4];</pre>
<pre>// derive center and outer // from parts 1 and 2 assign center = {part2[1:0],part1[3:2]};</pre>
<pre>assign outer[3:2] = part2[3:2]; assign outer[1:0] = part1[1:0];</pre>
initial begin
end
endmodule



Constant Signals

They may be specified in

•	binary	1'b0
•	octal	3'o5
•	decimal	8'd135
•	hexadecimal	12'h3B7

number preceding "," is width of vector

Constant Signals

Constants may appear

1. on the right hand side of an assignment

301

2. as an input for a module port

Defaults:

- if no width \rightarrow entire vector is used
- no base \rightarrow decimal values are assumed