# This three-day introductory course is designed for engineers and those wanting to become familiar with the Tilera® many-core architecture.

Upon completion of the course, the attendee will have a good understanding of the Tilera TILE-Gx<sup>™</sup> architecture, and will be able to use the development tools and APIs effectively. The attendees will also learn a series of techniques that can be utilized to ramp development and maximize performance. Typically the training saves weeks of development time and enables engineers to be much more proficient in using Tilera solutions.

#### Topics

- Chip architecture including memory and cache
- mPipe<sup>™</sup> packet acceleration engine
- MiCA<sup>™</sup> crypto and compression acceleration engines
- The Standard Linux environment
- Multicore Development Environment<sup>™</sup>
- Techniques to maximize performance

## **Training Details**

#### Day 1: An Overview of the Tilera Architecture.

This session focus on the memory, cache, and the mesh network (iMesh<sup>™</sup>), as well as multicore topics such as affinity and dataplane tiles. Lab work complements these subject areas and establishes a foundation on the following; building boot images and boot options, tool basics such as the use of tile-monitor (primary development tool to interact with Tilera target platform), and compiling the Linux distribution and the runtime environments.

#### Day 2: On-Chip High Bandwidth Interfaces and Overall I/O Subsystems.

This session includes the 10G XAUI, PCIe, DDR3, GPIO and mPipe<sup>™</sup> along with their APIs and drivers. Additional topics include the hardware acceleration block, MiCA<sup>™</sup> block that provides compression and encryption services. Lab work is used throughout this session.

#### Day 3: Development and Optimization techniques.

This session brings all aspects of the two previous sessions into implementation. The topics covered include debugging, profiling, IDE (Eclipse based), application porting, libraries, and a variety of optimization techniques.

#### Logistics

Each day will start at 8:30 AM and ends at 5:00 PM Continental breakfast, lunch and refreshments are provided during the three day session.

#### **Ordering information**

Service	Part number	Description	Price
Training	TLT-Gx-TRNG-101	Tilera 3 Day Gx Product Training	\$2900 per person

### Benefits

- · Accelerated development team ramp-up
- Access to Tilera Product experts who conduct the training sessions
- Shorter project schedule
- · Lower total development costs
- Reduced program risk





©2011 Tilera Corporation. All Rights Reserved. Tilera and the Tilera logo are registered trademarks of Tilera Corporation. Tile Processor, TILE-Gx, iMesh, Hardwall, Dynamic Distributed Cache (DDC), mPIPE, and MiCA are trademarks of Tilera Corporation. All other trademarks and/or registered trademarks are the property of their respective owners.

