Highlights
 |
Intel® Cluster Studio XE 2013 Read James Reinders' Blog "Ready for 2X Moore's Law: Intel Cluster Studio XE 2013" to learn about this collection of HPC Programmer tools |
 |
Avoiding AVX-SSE Transition Penalties Read Patrick Konsor's White Paper about transitioning between 256-bit Intel® AVX instructions and legacy Intel® SSE instructions, without performance penalties |
|
 |
The Guide for Developing Multithreaded Applications Read what's new and what's changed in this updated version. Entire guide now available as pdf for download! |
 |
Performance tuning for 2nd Generation Intel® Core™ Processor Family (code-named Sandy Bridge) View webinars and videos by Shannon Cepeda, Black Belt |
Deliver your best application performance for your customers through parallel programming with the help of Intel’s innovative resources.
|
Development Resources |
 Intel® Concurrency Checker Measure the parallel performance of your application on multi-core systems to gain insights and unlock new program resources. |
|
Development Tools |
|
|
Bringing simplified, end-to-end parallelism to Microsoft Visual Studio* C/C++ developers, Intel® Parallel Studio provides advanced tools to optimize client applications for multi-core and manycore. |
|
|
Explore all tools the help you optimize for Intel architecture. Select tools are available for a free 45-day evaluation period. |
|
|
Find guides and support information for Intel tools. |
|
12-Nov-2012
1:00 PM PST
1:00 PM PST
0
This article provides instructions to custom build the Boost library to run in native mode on Intel(R) Xeon Phi(tm) Coprocessor, as well as verify the build is working properly. The instructions are written assuming you have a copy of the Intel(R) C++ Compiler installed on your system.
The Boost . . .
12-Nov-2012
1:00 PM PST
1:00 PM PST
0
A number of tool vendors have announced they will be providing versions of their software tailored to supporting Intel(R) Many Integrated Core Architecture, starting with the Intel(R) Xeon Phi(tm) coprocessor. Please contact the vendors directly for . . .
12-Nov-2012
12:59 PM PST
12:59 PM PST
0
I have written a paper to explain programming for the Intel Xeon Phi coprocessor. The part that may surprise you is this: it's a paper focused on just doing parallel programming. Understanding how to restructure to expose more parallelism is critically important to enable the best performance on . . .
09-Nov-2012
3:47 PM PST
3:47 PM PST
0
This page documents specific tips and the best known methods of using the Intel® Math Kernel Library on the Intel® Xeon Phi™ coprocessor. For general performance improvement recommendations of using Intel® Math Kernel Library, please see the . . .
Pages
Posted November 20th 20120
One of the most useful aspects of Intel® Advisor XE is its ability to model parallelism in my application without actually running the code in parallel. Simply by doing this modeling it can tell me potential race conditions and correctness issues while still running everything serially. At first ...
Posted November 16th 20120
A new TOP500 list was released at SC12. Is this one-dimensional benchmark still relevant in today's diverse HPC fields of computation?
Posted November 15th 20120
The answer is "almost". There are two types of bugs: Reliability and Usability.
A Reliability Bug is an unintended error which causes your application to fail the user. This user can either be a person or another system. An example would be saving "We paid 832$ for an Ultrabook with 4GB RAM" and ...
Posted November 14th 20120
I have written a paper to explain programming for the Intel Xeon Phi coprocessor. The part that may surprise you is this: it's a paper focused on just doing parallel programming. Understanding how to restructure to expose more parallelism is critically important to enable the best performance on ...
Pages
jczhang_bjFri, November 9th 2012 - 9:32
7
Hello,
I read a report. The authors parallized a memory intensive application with multithreading (by pthreads). They tested the performance on a compute node of two 6-core Xeon X5650. They found the performance will increase with the number for threads, even if the number of theads(e.g., up to ...
Larry A.Sun, November 4th 2012 - 5:45
2
With the number of cores increasing on the various OS platforms, in order to maximize efficiency when there are multiple jobs running on the same physical machine, I believe it would be in Intels best interest to support the rankfile syntax used by OpenMPI. This allows upstream schedulers to ...
Abhishek 81Wed, October 24th 2012 - 0:42
9
@Patrick The article for OpenMP was published.
Linchuan LiFri, September 28th 2012 - 6:05
4
I wonder if there is some way to make MKL routine working as #pragma omp for schedule(dynamic) in OpenMP.
as I'm using Sparse BLAS doing SpMV, and for some reason I deside to reorder the rows of a sparse matrix by length. This results in the workload for internal threads in MKL being unbalanced, ...
Pages
Highlights
Get THE GUIDE and Get Going!
Application threading, memory management, programming tools and synchronization.
| Intel Guide for Developing Multithreaded Applications › | |
 |
Fast, easy and free! |
 |
Picture the Future Now. |
 |
Intel® Parallel Studio XE |