## Session-3

Session Name: Feng's and Handler's Classification Author Name: Jagadale Amol Bhupal Department Information Technology Subject/ Course: Advanced Computer Arc hitecture

## Session Objectives

At the end of this session, the leamer will be able to:

* Recall the criteria for va rious a rchitec tural c la ssific a tions.
* Describe average parallelism and processor utilization.
* Expla in Feng's cla ssific ation of computer a rchitec ture.
+ Disc uss Ha nd ler's cla ssific ation criteria.
* Illustrate the characterization of a computer using Handler's triplet.


## Teaching Leaming Material

+ White Board and Markers


## Session Plan

| $\begin{aligned} & \text { Time } \\ & \text { (in min) } \end{aligned}$ | Content | Learning Aid and Methodology | Faculty Approach | Typical Student Activity | Skill and Competency Developed |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 05 | Review of Criteria for Various Architectural Classifications | Quiz | Questions Facilitates | Answers Participates | Remembering <br> Intrapersonal Linguistic |
| 10 | Average Parallelism and Processor Utilization | Board | Explains | Listens Writes | Remembering Understanding <br> Intrapersonal <br> Mathematical- <br> Logical |
| 25 | Feng's Classification | Board Role play | Explains Facilitates Monitors | Listens Participates | Remembering Understanding <br> Intrapersonal Logical |
| 15 | Handler's Classification | Board | Explains | Listens Writes | Remembering Understanding <br> Intrapersonal <br> Mathematical- <br> Logical |
| 05 | Conclusion and Summary | Key words | Lists <br> Facilitates | Recalls | Remembering Understanding <br> Intrapersonal Linguistic |

## Session Inputs

## Review of Criteria for Various Architectural Classific ations



As the leamers are already familiar with the criteria for architectural classification, we can conduct a quiz to help them recall the same.

## Suggested Activity: Quiz

A quiz can be conducted by posing short questions like:

1. What is the need forclassification?
2. What is basis for Flynn's cla ssific ation?
3. What is basis for Feng's classific ation?
4. What is basis for Handler's classification?

Responses from the leamers can be listed on the board and the topic can be revised.

## Average Parallelism and Processor Utilization



Now that we have reviewed the critenia for various architectural classifications, we can look into average parallelism and processor utilization.

If a processor is processing $P$ bits in unit time, then $P$ is called the maximum degree of parallelism.
Let $\mathrm{i}=1,2,3, \ldots, \mathrm{~T}$ be the different timing instants and P1, P2, ... PT be the corresponding bits processed.
Then,

Average parallelism, $\mathrm{Pa}=(\mathrm{P} 1+\mathrm{P} 2+\ldots \mathrm{PT}) / \mathrm{T}$
Processor Utilization, U=Pa/P

Announcement
The maximum degree of parallelism depends on the structure of the Arithmetic and Logic Unit. Higher degree of parallelism indicates a highly parallel ALU or processing element. Average parallelism depends on both the hardware and the software. Higher average parallelism can be achieved through concurrent programs.

## Feng's Classific ation



Through a role play, we can demonstrate Feng's classfication of computer architecture.

## Suggested Activity: Role Play

The leamers can be asked to sit in proper alignment as rows and columns. For example, 4 rows and 3 columns. The columns represent individual bits in memory. The rows represent a memory word. Clockscan be indicated by a tick sound produced by the instructor. Each leamer can indicate bit processing by clapping overthe head.

Each square below represents a leamer and the number in the square indicates the clapping sequence. Clapping is done in the specified sequence at the tick of the clock. At the first tick, all leamers representing 1 shall clap. At the second tick, all leamers representing 2 shall clap. So on and so forth.

For WSBS

| 3 | 2 | 1 |
| :---: | :---: | :---: |
| 6 | 5 | 4 |
| 9 | 8 | 7 |
| 12 | 11 | 10 |

For WSBP

| 1 | 1 | 1 |
| :--- | :--- | :--- |
| 2 | 2 | 2 |
| 3 | 3 | 3 |
| 4 | 4 | 4 |

For WPBS

| 3 | 2 | 1 |
| :---: | :---: | :---: |
| 3 | 2 | 1 |
| 3 | 2 | 1 |
| 3 | 2 | 1 |

For WPBP

| 1 | 1 | 1 |
| :---: | :---: | :---: |
| 1 | 1 | 1 |
| 1 | 1 | 1 |
| 1 | 1 | 1 |



With the above activity, leamers would have understood the differences in processing in each of the four classes as identified by Feng's classific ation. It would now be appropriate to share the formal description of the same.

Announcement
According to Feng's classific ation, computer architecture can be classified into four. The classification is based on the way contents stored in memory are processed. The contents can be eitherdata or instructions.

## - Word Serial Bit Serial (WSBS)

One bit of one selected word is processed at a time. This represents serial processing and needs maximum processing time.

- Word Serial Bit Parallel (WSBP)

All bits of a selected word are processed at a time. Bit parallel means all bits of a word.

- Word Parallel Bit Serial (WPBS)

One bit from all words are processed at a time. Word parallel signifies selection of all words.

- Word Parallel Bit Parallel (WPBP)

All bits of all words are processed at a time. Maximum parallelism is a chieved here.

## Handler's Classific ation



With Flynn's and Feng's classifications covered, we can now move on to Handler's classification.

Handler's classification is based on the concept of parallelism and pipelining. Here, we check the degree of pipelining and parallelism implemented in the hardware structure of the computer.

Handlerconsidered parallel pipeline processing at three sub-system levels.

- Processor control unit (PCU)
- Arithmetic logic unit (ALU)
- Bit level circuit (BLC)

Here, PCU is the control unit for controlling one processor, ALU represents one processing element and BLC is the combinational circuit needed to process one bit.

The parallelism in a system can be explained using a triplet containing six independent entities, as defined below.

A computer C can be characterized by
$\mathbf{T C})=\left\langle K \times K^{\prime} ; D \times D^{\prime} ; \mathbf{W} \times \mathbf{W}\right.$
where,
$K=$ the number of processor control units within the computer.
$\mathrm{D}=$ the number of ALU or processing elements under the control of one PCU.
W = the word length of ALU or PE
$\mathrm{K}^{\prime}=$ the number of PCUs that can be pipelined.
$\mathrm{D}^{\prime}=$ the number of ALUs that can be pipelined.
$W^{\prime}=$ the number of pipelined stages on all ALUs or in a single PE.
Example: Tl-ASC has one controller controlling four a nithmetic units. Each ALU is an eight stage pipeline with 64-bit word length.

It can be represented using Handler's equation as:

$$
T(T-A S C)=<1 \times 1 ; 4 \times 1 ; 64 \times 8>
$$

## Conclusion



We can conclude the session by conducting a key words activity.

## Suggested Activity: Key Words

The following key wordscan be spoken out by the faculty and the leamers can be asked to explain each of them.

The keywords would be:

* Arc hitectural classific ation
+ Average parallelism
+ Processor utilization
+ WSBS
+ WSBP
+ WPBS
+ WPBP
+ Handler'sclassification
+ PCU
* Processing element
+ Word length


## Summary

In this session, we leamt to:

Rec all the c riteria for various arc hitectural classific ations.

* Describe average parallelism a nd processor utilization.
* Expla in Feng's classific ation of computer a rchitecture.
- WSBS
- WSBP
- WPBS
- WPBP

Disc uss Ha ndler's c lassific ation c riteria.

- PCU
- ALU
- BLC
* Illustrate the characterization of a computer using Handler's triplet.


## Assignment

1. The CDC 6600 has a single main processor supported by 10 I/O processors. Each control unit controls one ALU with a 60-bit word length. The ALU has 10 functional units which can be formed into a pipeline. The 10 penipheral I/O processors may work in parallel with each other and with the CPU. Each I/O processor contains one 12-bit ALU. Arrive at the Handler's triplet describing the I/O processor as well asthe main processor.

* Parallel Processing : Kai Hwang and Briggs
+ Introduction to parallel processing: Kai Hwang

