

Double Patterning with Resist Freezing Process

M. Hori, T. Nagai, A. Nakamura, T. Abe, G. Wakamatsu, T. Kakizawa, Y. Anno, M. Sugiura, <u>S. Kusumoto</u>, Y. Yamaguchi, T. Shimokawa, M. Slezak

Semiconductor Materials Laboratory, JSR Corporation

Background

JSR

- ✓ Various Double Patterning Techniques
- ✓ Double Patterning Process with Resist "Freezing"

Lithographic performance of JSR Freezing Process

✓ 32nm LS formation and Etching Result

- ✓ "Freezing" Process for 2D Logic Patterning
- ✓ CH Formation by "Freezing" Process



15th May 2008

1 st Litho.	1 st Etch	2 nd Litho.	2 nd Etch
itho-Litho-Etch proc	ess: Single-E	tch	
			Less processes
1 st Litho.	2 nd Litho.	Etch	
ide Wall process: Si	ngle-Etch		

Higher throughput is enabled by Litho-Litho-Etch process.

15th May 2008



> Background

JSR

- ✓ Approaching Optical Limit
- ✓ Double Patterning Process with Resist "Freezing"

Lithographic performance of JSR Freezing Process

✓ 32nm LS formation and Etching Result

✓ "Freezing" Process for 2D Logic Patterning

✓ CH Formation by "Freezing" Process





Tool: CLEAN TRACK LITHIUS i (TEL) for coating resist/freezing materials XT1700i (ASML) for exposing S-9380/S-5500 (Hitachi) for top-down/X-section SEM imaging

15th May 2008

Formation of 32nmLS Pattern



Formation of 32nmLS double patterning was succeeded.

15th May 2008

JSR



After 2nd litho, good 0.24µm common DOF in both 1st and 2nd litho patterns of 32nmLS was obtained.

15th May 2008



CD uniformity of 1st litho pattern was kept within 2nm through double patterning step with freezing process.

15th May 2008

Etching Experiment for "Freezing"

≻Materials

- 1st resist: JSR standard resist (FT=120nm(40nmL80nmP)/90nm(32nmL64nmP))
- Freezing materials: FZX F103
- 2nd resist: **JSR standard resist** (FT=90nm)

>Organic/Inorganic stack

 BARC(ARC160):40nm / SiOC:35nm / APF:70nm/ Poly: 50nm/Oxide: 2.2nm



Target CD & Exposure/Illumination condition

- XT1700i(IMEC)
- <u>40nmLS</u>: NA=1.2, Annular(0.8/0.5) + xy-pol.
- <u>32nmLS</u>: NA=1.0, Dipole40 + pol.

imec



> Background

JSR

- ✓ Various Double Patterning Techniques
- ✓ Double Patterning Process with Resist "Freezing"

Lithographic performance of JSR Freezing Process

✓ 32nm LS formation and Etching Result

✓ "Freezing" Process for 2D Logic Patterning

✓ CH Formation by "Freezing" Process





> Can we handle 2D logic patterning with "Freezing" process?

15th May 2008

JSR

CD Control through "Freezing" Process

 For complex 2D application, the pitch dependency of freezing process on 1st pattern CD variation is important.



> Freezing technique works well for 32nm various pitch patterns.

15th May 2008

JSR





Freezing technique is also available for complex 2D pattern.

Configuration of litho pattern was kept after etching.

15th May 2008

> Background

JSR

- ✓ Various Double Patterning Techniques
- ✓ Double Patterning Process with Resist "Freezing"

Lithographic performance of JSR Freezing Process

✓ 32nm LS formation and Etching Result
✓ "Freezing" Process for 2D Logic Patterning
✓ CH Formation by "Freezing" Process

Cross-Lines CH Double Patterning



JSR

Workshop on Optical Lithography at 22nm and 16nm

imec

Cross-Lines CH Double Patterning



JSR

Hole feature can be generated by using x/y-cross lines method with freezing process.

Exposure/Illumination NA=1.2, Ann(0.8/0.5)+xy-pol.



Workshop on Optical Lithography at 22nm and 16nm

imec



New resist "Freezing" process was developed for Litho-Litho-Etch double patterning process.

32nmLS and 2D Logic patterning formation was successfully demonstrated by double patterning with "Freezing" process.

Possible application for CH pattern formation is also done by "Freezing" Process. Etching result will be presented in near future.