

Double Patterning process development at IMEC

M. Maenhoudt, D. Vangoidsenhoven, T. Vandeweyer, R. Gronheid, J. Versluijs, A. Miller



- Objectives of this work
 - budget verification for 32nm HP critical layers
 - 2 flavors of double patterning: double litho, double etch (LELE) and Self-Aligned DP (SADP)
 - status and feasibility of alternative processes to reduce DPT CoO

- 32nm half pitch specs (ITRS)

	Single exposure	Double patterning
– CDU	2.6nm	1.3nm
– Overlay	6.4nm	≈2.3nm
– LWR	1.7nm	1.7nm

- **Litho-Etch-Litho-Etch**
 - double line process for Active/Poly
 - CDU
 - overlay
 - double trench process for M1
 - alternative processes (CoO)


- **Self-Aligned Double Patterning**
 - 32nm HP process
 - CDU
 - alternative process (CoO)

- **Conclusions**


Litho-Etch-Litho-Etch

- 2D compatible processes
- double trench vs double line
 - DT most intuitive for Metal layers
 - DL most intuitive for Active, Poly layers

double trench approach



double line approach




- **LELE**
 - double line process for Active/Poly
 - CDU
 - overlay
 - double trench process for M1
 - alternative processes (CoO)



- **SADP**
 - 32nm HP process
 - CDU
 - alternative process (CoO)

- **Conclusions**

LELE double line process



- 32nm HP poly: single oxide HM (30nm) process
- 22nm HP poly: double HM needed




CDU 32nm LELE (raw experimental data)

CD's after final etch

NA=1.35
ann. ill. 0.8/0.5
k1_f=0.22



Matching of populations is critical.
Etch fingerprint is dominating (not optimised).




Line1:
Mean=36.1
3σ=4.6nm


Line2:
Mean=38.8
3σ=5.5nm

Space1
Mean=26.8
3σ=5.7nm


Space2
Mean=26.25
3σ=5.6nm



(CD SEM,
2579 measurements)




Litho Forum 2008



CDU 32nm LELE applying Dosemapper™

CD's after final etch

NA=1.35
ann. ill. 0.8/0.5
 $k_1=0.22$





Line 1:
Mean=34.9
 $3\sigma=2.2\text{nm}$

Line 2:
Mean=34.6
 $3\sigma=2.3\text{nm}$


Space 1:
Mean= 30.0
 $3\sigma=3.7\text{nm}$

Space 2:
Mean=28.5
 $3\sigma=3.8\text{nm}$





DPT overlay on product wafers (gate to STI)


Full batch DPT measured overlay on ASML XT:1700i
(NA=1.2)



DP1, DP2 align to
same reference layer



X Error nm



Y Error nm

$|m|+3\sigma$: X = 5.5nm, Y = 5.8nm

30 points per field, 87 fields per
wafer, 20 wafers.

D. Laidler, et al., SPIE 2008, 6922-23


- **LELE**
 - double line process for Active/Poly
 - CDU
 - overlay
 - double trench process for M1
 - alternative processes (CoO)

- **SADP**
 - 32nm HP process
 - CDU
 - alternative process (CoO)

- **Conclusions**

LELE double trench process: 30nm HP Metal1

- goal: 30nm 1:1 trenches for Single Damascene interconnects using 1.2NA scanner ($k_1 = 0.19$)
 - regular structures, no cuts, no gaps
- DP: 30nm at pitch 120nm for each patterning step
- LAM Motif™ shrink used because no litho process window for 30nm trench
- CD target = 60nm after litho, shrink to 30nm



e.g. meanderforks, after split of target design:


 Trenches defined by image 1

 Trenches defined by Image 2


30nm HP M1: pics through process steps

NA=1.2
quasar ill.
 $k1_f=0.19$


Litho1




Etch1




Litho2



Etch2



Etch3



30nm half-pitch structures etched into BDII low-k material

CDU 30nm HP M1

- L1 CD uniformity

(full wafer; 357 dies)

-litho: $3\sigma = 2.5\text{nm}$


-MHM etch: $3\sigma = 2.6\text{nm}$

- L2 CD uniformity

(full wafer; 25 dies)


-litho: $3\sigma = 3.1\text{nm}$

-MHM etch: $3\sigma = 3.6\text{nm}$



LWR 30nm HP M1 LELE

- L1 LWR 3 σ :
(~200 images)




LWR after shrink + etch comparable to after Litho

- **LELE**
 - double line process for Active/Poly
 - CDU
 - overlay
 - double trench process for M1
 - alternative processes (CoO)

- **SADP**
 - 32nm HP process
 - CDU
 - alternative process (CoO)

- **Conclusions**


Litho-Process-Litho-Etch




- Thermal freezing process (Shin-Etsu)
 - Exposure cure + bake cure
- Positive/negative resist (TOK)
 - No process treatment needed
- Coat freezing material (JSR)
 - Coat, bake, develop freezing material
- many other ...

Ref. SPIE 6923-17, M. Hori et al.

- 44nm HP using NA=1.2, annular illumination



- 32nm HP using NA=1.0, dipole illumination




CDU freezing material: 44nm HP

NA=1.2
ann. ill.

manual coatings

2 populations after L1+freezing+L2


Pop 1



#data=299

Average=45.5nm
 $3\sigma=1.8\text{nm}$

Pop 2




#data=299

Average=46.2nm
 $3\sigma=2.5\text{nm}$

Combined populations

Histogram




Average=45.9nm
 $3\sigma=2.4\text{nm}$

2D logic cells with freezing material


NA=1.2
ann. ill.

Litho




Non-optimized OPC

Etch



Litho-etch-litho-etch




32nm node logic structures etched into 60nm poly using APF/SiOC HM

- **LELE**
 - double line process for Active/Poly
 - CDU
 - overlay
 - double trench process for M1
 - alternative processes (CoO)

- **SADP**
 - 32nm HP process
 - CDU
 - alternative process (CoO)



- **Conclusions**

Positive Self-Aligned Double Patterning Process (SADP)




Extra trim mask + mask for non-critical periphery needed

Impact of the Dose on space CD





~700 measurements/data point



Space2
Line2
Space1
Line1


CDU of lines and spaces for 32nm HP process

spacer deposition




Spacer deposition and etch uniformity is important for definition of the final poly width.

Dose control and etch uniformity is critical for space CD control (pattern placement).



Line1




NA=1.2
0.8/0.5 ann.

Line1
CD = 32.8nm
3σ = 2.8nm

Line2
CD = 32.8nm
3σ = 2.6nm


Space1




Space1
CD=29.8nm
3σ=3.4nm

Space2
CD=32.4nm
3σ=5.9nm


Litho



Sacrificial HM



Final poly lines



Average LWR
= (5.59 ± 1.08) nm
Average LER
= (3.7 ± 0.45) nm

Average LWR
= (6.43 ± 2.94) nm
Average LER
= (3.9 ± 0.34) nm

Average LWR
= **(3.53 ± 0.52)** nm
Average LER
= (4.1 ± 0.54) nm

LWR of the final pattern is half of the LWR after litho.
LER of the different steps is comparable!

- **LELE**
 - double line process for Active/Poly
 - CDU
 - overlay
 - double trench process for M1
 - alternative processes (CoO)


- **SADP**
 - 32nm HP process
 - CDU
 - alternative process (CoO)

- **Conclusions**

Dual Tone development


- Principle: Positive + Negative (Dual)-Tone Development on single exposed wafer

Frequency doubling in a single exposure!




Dual Tone Development as alternative for Self- Aligned DP process


- Self Aligned double patterning



- Dual Tone development




Dual Tone Development Challenge: Need to match sensitivities




Dual Tone development

On PAS5500/1100
(0.75NA)

Negative + Positive development



Line ends:



14.6mJ/cm²

FUJIFILM

Ref. SPIE 6923-14, S. Tarutani et al.

imec

Litho Forum 2008

M. Maenhoudt
© imec 2008


29

1st results Dual Tone Development $k_1 < 0.25$

$k_1 = 0.23$

60nm HP at 0.75NA

Pitch 240nm




240nm

$k_1 = 0.22$

50nm HP at 0.85NA

200nm



Potential for further resolution improvements of the process

- **LELE**
 - double line process for Active/Poly
 - CDU
 - overlay
 - double trench process for M1
 - alternative processes (CoO)

- **SADP**
 - 32nm HP process
 - CDU
 - alternative process (CoO)

- **Conclusions**

Conclusions

- **LELE**

1. The obtained results demonstrate that LELE double patterning will be able to meet the specs for 32nm half pitch critical layers, using state-of-the-art scanners.
2. Very promising alternative processes are coming up to improve the costs and logistics for DPT

- **SADP**

1. Very powerful for excellent CD control and not sensitive to interlayer alignment
2. Placement accuracy of the lines requires champion dose control
3. Dual tone development needs to be accelerated to reduce the cost of SADP (many process steps)

Acknowledgements

- D. Laidler, S. Cheng, V. Wiaux, S. Verhaegen, S. Bernard, G. Vandenberghe, K. Ronse (Litho)
- S. Locorotondo, M. Demand, E. Altmirano Sanchez, J-F de Marneffe, H. Struyf (etch)
- IMEC Pline
- N. Stepanenko (Qimonda)
- T. Matsuda (Panasonic)
- B. Vleeming, J. Finders, B. Hepp (ASML)
- T. Hirayama, R. Takasu (TOK)
- T. Yoshihara (Shin Etsu)
- A. Soyano, T. Shioya (JSR)
- M. Reybrouck, G. Grozev, V. Van Driessche (FFEM)
- S. Hatakeyama, K. Nafus, N. Brandon, M. McCarthy (TEL)
- T. Ishimoto (Hitachi)

aspire invent achieve

Thank you!

