On-Chip Network Bibliography

Robert D. Mullins

October 23, 2009

References

[1] T. Ahonen et al. A brunch from the coffee table – case study in NoC platform design. In J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, editors, *Interconnect-Centric Design for Advanced SoC and NoC*, pages 425–453. Kluwer Academic Publishers, 2004.

[2] T. Ahonen, D. S. Tortosa, and J. Nurmi. Topology optimization for application-specific networks-on-chip. In *Proc. 6th International Workshop on System Level Interconnect Prediction*, Paris, France, 2004.

[3] T. Ainsworth and T. Pinkston. On characterizing performance of the Cell broadband engine element interconnect bus. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[4] D. Åkerlund. Implementation of a 2x2 NoC with wishbone interface. Master's thesis, School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden, Nov. 2005.

[5] M. Alho and J. Nurmi. Implementation of interface router IP for Proteo network-on-chip. In *Proc. The 6th IEEE International Workshop on Design and Diagnostics of Electronics Circuits and Systems (DDECS'03)*, Poznan, Poland, 2003.

[6] M. Alho and J. Nurmi. Switch-based interface router IP for proteo network-on-chip. In *Proc. The 1st Northeast Workshop on Circuits and Systems NEWCAS*, Montreal, Canada, 2003.

[7] M. Ali, M. Welzl, M. Zwicknagl, and S. Hellebrand. Considerations for fault-tolerant network on chips. In *Proc. of the 17th Intl. Conf. on Microelectronics (ICM)*, 2005.

[8] M. Amde, T. Felicijan, A. Efthymiou, D. Edwards, and L. Lavagno. Asynchronous On-Chip Networks. *IEE Proceedings Computers and Digital Techniques*, 152(02), Mar. 2005.

[9] M. Andrzejewski. AMBA bus emulation in the Nostrum NoC using best effort communication. Master's thesis, School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden, Dec. 2005.

[10] F. Angiolini, L. Benini, P. Meloni, L. Raffo, and S. Carta. Contrasting a NoC and a traditional interconnect fabric with layout awareness. In *In Proc. Design, Automation and Test in Europe (DATE)*, Mar. 2006.

[11] G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based NoC architectures. In *Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis*, pages 182–187, Stockholm, Sweden, Sept. 8–10 2004.

[12] G. Ascia, V. Catania, M. Palesi, and D. Patti. Neighbors-on-Path: A new selection strategy for on-chip networks. In *Fourth IEEE Workshop on Embedded Systems for Real Time Multimedia*, pages 79–84, Seoul, Korea, Oct. 2006.

[13] P. Avasare, V. Nollet, J.-Y. Mignolet, D. Verkest, and H. Corporaal. Centralized end-to-end flow control in a best-effort network-on-chip. In *EMSOFT '05: Proceedings of the 5th ACM international conference on Embedded software*, pages 17–20, New York, NY, USA, 2005. ACM Press.

[14] M. Awasthi and R. Balasubramonian. Exploring the Design Space for 3D Clustered Architectures. In *Proceedings of the 3rd IBM Watson Conference on Interaction between Architecture, Circuits, and Compilers*, Oct. 2006.

[15] L. A. P. W. J. Bainbridge and S. B. Furber. The design and test of a smartcard chip using a CHAIN self-timed network-on-chip. In *Proceedings of the Design, Automation and Test in Europe Conference and Exhibition*, volume 3, page 274, Feb. 2004. ISBN 0769520855.

[16] W. J. Bainbridge and S. B. Furber. CHAIN: A Delay Insensitive CHip Area INterconnect. *IEEE Micro special issue on Design and Test of System on Chip*, 142, No.4.:16–23, Sept. 2002.

[17] W. J. Bainbridge, W. B. Toms, D. A. Edwards, and S. B. Furber. Delay-Insensitive, Point-to-Point Interconnect using m-of-n codes. In *Proceedings of the 9th IEEE Intl Symp. on Asynchronous Circuits and Systems*, pages 132–140, May 2003.

[18] R. Balasubramonian, S. Dwarkadas, and D. H. Albonesi. Dynamically Managing the Communication-Parallelism Trade-Off in Future Clustered Processors. In *Proceedings of ISCA-30*, pages 275–286, June 2003.

[19] R. Balasubramonian, N. Muralimanohar, K. Ramani, L. Cheng, and J. Carter. Leveraging Wire Properties at the Microarchitecture Level. *IEEE Micro*, 26(6), Nov./Dec. 2006.

[20] R. Balasubramonian, N. Muralimanohar, K. Ramani, and V. Venkatachalapathy. Microarchitectural Wire Management for Performance and Power in Partitioned Architectures. In *11th International Symposium on High-Performance Computer Architecture (HPCA-11)*, Feb. 2005.

[21] J. Balfour and W. J. Dally. Design tradeoffs for tiled CMP on-chip networks. In *Proceedings of the 20th ACM International Conference on Supercomputing (ICS)*, June 2006.

[22] A. O. Balkan, M. N. Horak, G. Qu, and U. Vishkin. Layout-Accurate Design and Implementation of a High-Throughput Interconnection Network for Single-Chip Parallel Processing. In *Proc. IEEE Symp. on High Performance Interconnection Networks (Hot Interconnects)*, Stanford University, CA, Aug. 2007.

[23] A. O. Balkan, G. Qu, and U. Vishkin. Arbitrate-and-Move Primitives for High Throughput On-Chip Interconnection Networks. In *Proc. IEEE Int'l Symposium on Circuits and Systems (ISCAS)*, volume II, pages 441–444, Vancouver, May 2004.

[24] A. O. Balkan, G. Qu, and U. Vishkin. A Mesh-of-Trees Interconnection Network for Single-Chip Parallel Processing. In *Proceedings of the Application-Specific Systems, Architectures and Processors (ASAP)*, pages 73–80, 2006.

[25] A. Banerjee, R. Mullins, and S. Moore. A power and energy exploration of network-on-chip architectures. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[26] N. Banerjee, P. Vellanki, and K. S. Chatha. A power and performance model for network-on-chip architectures. In *Proc. of the Design, Automation and Test in Europe Conference (DATE)*, 2004.

[27] T. A. Bartic, D. Desmet, J.-Y. Mignolet, T. Marescaux, D. Verkest, S. Vernalde, R. Lauwereins, J. Miller, and F. Robert. Network-on-Chip for Reconfigurable Systems: From High-Level Design Down to Implementation. In *Field Programmable Logic and Application*, volume 3203/2004 of *Lecture Notes in Computer Science*, pages 637–647. Springer Berlin / Heidelberg, 2004.

[28] T. A. Bartic, J.-Y. Mignolet, V. Nollet, T. Marescaux, D. Verkest, S. Vernalde, and R. Lauwereins. Highly scalable network on chip for reconfigurable systems. In *Proc. Intl. Symp. on System-on-Chip*, pages 79–82, 2003.

[29] T. A. Bartic, J.-Y. Mignolet, V. Nollet, T. Marescaux, D. Verkest, S. Vernalde, and R. Lauwereins. Topology adaptive network-on-chip design and implementation. *IEE Proceedings - Computers and Digital Techniques*, 152(4):467–472, July 2005.

[30] E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin. An Asynchronous NOC Architecture Providing Low Latency Service and its Multi-Level Design Framework. In *Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems*, 2005.

[31] E. Beigné and P. Vivet. Design of on-chip and off-chip interfaces for a GALS noC architecture. In *12th IEEE Intl. Symp. on Asynchronous Circuits and Systems (ASYNC'06)*, pages 172–183, 2006.

[32] T. Bengtsson, A. Jutman, S. Kumar, Z. Peng, and R. Ubar. Off-line testing of delay faults in NoC interconnects. In *Proc. 9th EUROMICRO Conference on Digital System Design, Architectures, Methods and Tools (DSD)*, Sept. 2006.

[33] D. Bertozzi and L. Benini. Xpipes: A Network-on-Chip Architecture for Gigascale Systems-on-Chip. *IEEE Circuits and Systems Magazine*, 4, 2004.

[34] D. Bertozzi, L. Benini, and G. D. Micheli. Low power error resilient encoding for on-chip data buses. In *Proceedings Design, Automation and Test in Europe Conference and Exhibition*, pages 102–109, 2002.

[35] D. Bertozzi, L. Benini, and G. D. Micheli. Error Control Schemes for On-chip Communication Links: the energy-reliability trade-off. *IEEE Transactions on CAD*, 24(6):818–831, 2005.

[36] D. Bertozzi, L. Benini, and B. Ricco. Energy-efficient and reliable low-swing signaling for on-chip buses based on redundant coding. In *IEEE International Symposium on Circuits and Systems*, pages 93–96, 2002.

[37] D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. D. Micheli. NoC Synthesis Flow for Customized Domain Specific Mutliprocessor Systems-on-Chip. *IEEE Transactions on Parallel and Distributed Systems*, 16(2):113–129, 2005.

[38] P. Bhojwani. Mapping multimode system communication to a network-on-a-chip (NoC). Master's thesis, Aug. 2003.

[39] P. Bhojwani and R. Mahapatra. Interfacing cores with on-chip packet-switched networks. In *Proc. of VLSI Design*, Jan. 2003.

[40] P. Bhojwani and R. Mahapatra. Core network interface architecture and latency constrained on-chip communication. In *Proc. of Int. Symp. on Quality Electronic Design (ISQED)*, 2006.

[41] P. Bhojwani and R. Mahapatra. An infrastructure-IP for online testing of network-on-chip based SoCs. In *Proc. of Int. Symp. on Quality Electronic Design (ISQED)*, pages 867–872, Mar. 2007.

[42] P. Bhojwani and R. Mahapatra. A robust protocol for Concurrent On-Line Test (COLT) of NoC-based systems-on-a-chip. In *Proc. of ACM/IEEE Design Automation Conference (DAC)*, 2007.

[43] P. Bhojwani, R. Mahapatra, E. J. Kim, and T. Chen. A heuristic for peak power constrained design of Network-on-Chip (NoC) based multimode system. In *Proc. of VLSI Design*, Jan. 2005.

[44] P. Bhojwani, R. Singhal, G. Choi, and R. Mahapatra. Forward error correction for on-chip networks. In *Proc. of Workshop for Unique Chips and Systems (UCAS-2)*, Mar. 2006.

[45] T. Bjerregaard. *The MANGO clockless network-on-chip: Concepts and implementation.* PhD thesis, Informatics and Mathematical Modelling, Technical University of Denmark, DTU, Richard Petersens Plads, Building 321, DK-2800 Kgs. Lyngby, 2005.

[46] T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. *ACM Computing Surveys*, 38(1), 2006.

[47] T. Bjerregaard, S. Mahadevan, R. G. Olsen, and J. Sparsø. An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip. In *Proceedings of International Symposium on System-on-Chip 2005*. IEEE, 2005.

[48] T. Bjerregaard, S. Mahadevan, and J. Sparsø. A channel library for asynchronous circuit design supporting mixed-mode modeling. In *Proceedings of the Fourteenth International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS2004*, pages 301–310, 2004.

[49] T. Bjerregaard and J. Sparsø. Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip. In *Proceedings of the IEEE Norchip Conference (NORCHIP 2004)*. IEEE, 2004.

[50] T. Bjerregaard and J. Sparsø. A Scheduling Discipline for Latency and Bandwidth Guarantees in Asynchronous Network-on-chip. In *Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems*, 2005.

[51] T. Bjerregaard and J. Sparsø. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In *Proceedings of Design, Automation and Testing in Europe Conference 2005 (DATE05)*. IEEE, 2005.

[52] E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. Cost considerations in network on chip. *Integration-The VLSI Journal, Special issue: Networks on chip and reconfigurable fabrics*, 38, Issue 1:19–42, Oct. 2004.

[53] E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. QNoC: QoS architecture and design process for network on chip. *Journal of Systems Architecture, special issue on Network on Chip*, 50:105–128, Feb. 2004.

[54] E. Bolotin, Z. Guz, I. Cidon, R. Ginosar, and A. Kolodny. The power of priority: NoC based distributed cache coherency. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[55] E. Bolotin, A. Morgenshtein, I. Cidon, R. Ginosar, and A. Kolodny. Automatic hardware-efficient SoC integration by QoS network on chip. In *Proc. of the 11th IEEE Intl. Conf. on Electronics, Circuits and Systems (ICECS)*, pages 483–486, Dec. 2004.

[56] L. Bononi and N. Concer. Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh. In *In Proc. Design, Automation and Test in Europe (DATE)*, Mar. 2006.

[57] S. Bourduas and Z. Zilic. A hybrid ring/mesh interconnect for network-on-chip using hierarchical rings for global routing. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[58] M. Briére, E. Drouard, F. Mieyeville, D. Navarro, and I. O. F. Gaffiot. Heterogeneous Modelling of an Optical Network-on-Chip with SystemC. In *16th IEEE International Workshop on Rapid System Prototyping (RSP'05)*, pages 10–16, 2005.

[59] A. Brinkmann, J.-C. Niemann, I. Hehemann, D. Langen, and M. P. andU. Ruckert. On-Chip Interconnects for Next Generation System-on-Chips. In *In Proc. of the 15th Annual IEEE International ASIC/SOC Conference*, Sept. 2002.

[60] A. Bystrov, D. J. Kinniment, and A. Yakolev. Priority arbiters. In *Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC)*, 2000.

[61] G. Campobello, M. Castano, C. Ciofi, and D. Mangano. GALS networks on chip: new solutions for asynchronous delay-insensitive links. In *In Proc. Design, Automation and Test in Europe (DATE)*, Mar. 2006.

[62] P. Caputa and C. Svensson. A 3Gb/s/wire Global On-Chip Bus with Near Velocity-of-Light Latency. In *Proc. of 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)*, pages 117–122, 2006.

[63] L. P. Carloni and A. L. Sangiovanni-Vincentelli. Coping with latency in SoC design. *IEEE Micro, Special Issue on Systems on Chip*, 22(5):12, Oct. 2002.

[64] C. Carrion and A. Yakovlev. Design and evaluation of two asynchronous token ring adapters. Technical Report TR. no. 562, Department of Computing Science, University of Newcastle upon Tyne, Oct. 1996.

[65] D. Castells-Rufas, J. Joven, and J. Carrabina. A validation and performance evaluation tool for ProtoNoc. Nov. 2006.

[66] J. Chan and S. Parameswaran. NoCEE: Energy macro-model extraction methodology for network on chip routers. In *Proc. of the Intl. Conf. on Computer-Aided Design (ICCAD)*, 2005.

[67] M.-C. F. Chang, I. Verbauwhede, C. Chien, Z. X. J. Kim, J. Ko, Q. Gu, and B.-C. Lai. Advanced RF/baseband interconnect schemes for inter- and intra-ULSI communications. *IEEE Trans. on Electron Devices*, 52(7):1271–1285, July 2005.

[68] M. F. Chang, V. P. Roychowdhury, L. Zhang, and H. S. Y. Qian. RF/wireless interconnect for inter- and intra-chip communications. *Proceedings of the IEEE*, 89(4):456–466, Apr. 2001.

[69] R. Chang, N. Talwalkar, C. Yue, and S. Wong. Near Speed-of-Light Signaling Over On-Chip Electrical Interconnects. *IEEE Journal of Solid-State Circuits*, 38(5):834–838, May 2003.

[70] G. Chen, F. Li, and M. Kandemir. Compiler-directed channel allocation for saving power in on-chip networks. In *Proc. of the 33rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL)*, pages 194–205, New York, NY, USA, 2006. ACM Press.

[71] H. Chen, B. Yao, F. Zhou, and C. Cheng. Physical Planning of On-Chip Interconnect Architectures. In *Proceedings of International Conference on Computer Design*, pages 30–35, 2002.

[72] S. Chen and X. Liu. A low-latency and low-power hybrid insertion methodology for global interconnects in VDSM designs. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

5

[73] L. Cheng, N. Muralimanohar, K. Ramani, R. Balasubramonian, and J. Carter. Wire Management for Coherence Traffic in Chip Multiprocessors. In *Proceedings of the 6th Workshop on Complexity-Effective Design, held in conjunction with ISCA-32*, June 2005.

[74] L. Cheng, N. Muralimanohar, K. Ramani, R. Balasubramonian, and J. Carter. Interconnect-Aware Coherence Protocols for Chip Multiprocessors. In *Proceedings of 33rd International Symposium on Computer Architecture (ISCA-33)*, pages 339–350, June 2006.

[75] C.-L. Chou and R. Marculescu. Contention-aware application mapping for network-on-chip communication architectures. In *Computer Design, 2008. ICCD 2008. IEEE International Conference on*, pages 164–169, Oct. 2008.

[76] C.-L. Chou, U. Y. Ogras, and R. Marculescu. Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels. *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, 27(10):1866–1879, Oct. 2008.

[77] C. Ciordas, T. Basten, A. Rădulescu, K. Goossens, and J. van Meerbergen. An event-based network-on-chip monitoring service. *ACM Transactions on Design Automation of Electronic Systems*, 10(4):702–723, Oct. 2005. HLDVT'04 Special Issue on Validation of Large Systems.

[78] C. Ciordas, Basten, Twan, A. Rădulescu, K. Goossens, and J. van Meerbergen. An event-based network-on-chip monitoring service. In *Proceedings of High-Level Design Validation and Test Workshop (HLDVT)*, pages 149–154, Nov. 2004.

[79] C. Ciordas, K. Goossens, A. Rădulescu, K. Goossens, and T. Basten. NoC monitoring: Impact on the design flow. In *Proc. Int'l Symposium on Circuits and Systems (ISCAS)*, May 2006.

[80] I. Cohen, O. Rottenstreich, and I. Keslassy. Statistical approach to NoC design. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, 2008.

[81] C. L. Cota, H. Sharif, and D. Pradhan. Test scheduling for network-on-chip with BIST and precedence constraints. In *Proc. of the IEEE Intl. Test Conference*, pages 1369–1378, Nov. 2004.

[82] C. D'Alessandro, N. Minas, K. Heron, D. Kinniment, and A. Yakovlev. NoC communication strategies using time-to-digital conversion. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[83] C. D'Alessandro, D. Shang, A. Bystrov, A. Yakovlev, and O. Maevsky. Multiple-rail phase-encoding for NoC. In *12th IEEE Intl. Symp. on Asynchronous Circuits and Systems (ASYNC'06)*, pages 107–116, 2006.

[84] W. J. Dally. Wire-Efficient VLSI Multiprocessor Communication Networks. In P. Losleben, editor, *Proceedings of the Stanford Conference on Advanced Research in VLSI*. MIT Press, Mar. 1987.

[85] W. J. Dally. Virtual-Channel Flow Control. In *Proc. of the 17th Annual International Symposium on Computer Architecture (ISCA)*, pages 60–68, Seattle, Washington, May 1990.

[86] W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In *Proc. of the 38th Design Automation Conference (DAC)*, June 2001.

[87] W. J. Dally and B. Towles. *Principles and Practices of Interconnection Networks*. Morgan Kaufmann, 2003.

[88] G. de Micheli and L. Benini. Networks on chip: A new paradigm for systems on chip design. In *DATE '02: Proceedings of the conference on Design, automation and test in Europe*, page 418, Washington, DC, USA, 2002. IEEE Computer Society.

[89] J. Dielissen, A. Rădulescu, K. Goossens, and E. Rijpkema. Concepts and implementation of the Philips network-on-chip. In *IP-Based SOC Design*, Nov. 2003.

[90] J.-P. Diguet, G. Gogniat, S. Evain, R. Vaslin, and E. Juin. NOC-centric security of reconfigurable SoC. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[91] R. Dobkin, V. Vishnyakov, E. Friedman, and R. Ginosar. An asynchronous router for multiple service levels networks on chip. In *Proceedings of ASYNC'05*, pages 44–53, 2005.

[92] L. P. Dominique Borrione, Amr Helmy and J. Schmaltz. A generic model for formally verifying NoC communication architectures: A case study. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[93] T. Dumitras, S. Kerner, and R. Marculescu. Towards on-chip fault-tolerant communication. In *Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC)*, 2003.

[94] T. Dumitras and R. Marculescu. On-Chip Stochastic Communication. In *Proc. Design Automation and Test in Europe (DATE)*, Mar. 2003.

[95] F. Dumitrascu, I. Bacivarov, L. Pieralisi, M. Bonaciu, and A. Jerraya. Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application. In *In Proc. Design, Automation and Test in Europe (DATE)*, Mar. 2006.

[96] N. Eisley and L.-S. Peh. High-level power analysis for on-chip networks. In *Proceedings of CASES*, pages 104–115. ACM Press, 2004.

[97] N. Eisley, L.-S. Peh, and Li-Shang. In-network cache coherence. In *Proc. of the 39th Annual Intl. Symp. on Microarchitecture (MICRO)*, 2006.

[98] G. Essakimuthu, N. Vijaykrishnan, and M. J. Irwin. An analytical power estimation model for crossbar interconnects. In *IEEE International ASIC/SOC Conference*, Sept. 25-28 2002.

[99] S. Fairbanks and S. Moore. The Distributed Clock Generator. In *Proc. of the second ACiD-WG Workshop*, Munich, Germany, Jan. 2002.

[100] S. Fairbanks and S. Moore. Self-timed circuitry for global clocking. In *Proceedings of the 11th International Symposium on Asynchronous Circuits and Systems*, 2005.

[101] T. Felicijan and S. B. Furber. An asynchronous ternary logic signaling system. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 11(6):1114–1119, Dec. 2003.

[102] T. Felicijan and S. B. Furber. An asynchronous on-chip network router with quality-of-service (QoS) support. In *Proceedings IEEE International SOC Conference*, pages 274–277, Sept. 2004. ISBN 0780384458.

[103] W. J. B. T. Felicijan and S. B. Furber. An asynchronous low latency arbiter for quality of service (qoS) applications. In *Proceedings of the 15th International Conference on Microelectronics (ICM'03), Cairo, Egypt*, pages 123–126, Dec. 2003. ISBN 9770520101.

[104] J. Flich, A. Mejia, P. Lopez, and J. Duato. Region-based routing. an efficient routing mechanism to tackle unreliable hardware in network on chips. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[105] M. Forsell. A scalable high-performance computing solution for networks on chips. *IEEE Micro*, 22(5):46–55, Sept./Oct. 2002.

[106] S. B. Furber and J. Bainbridge. Future trends in soC interconnect. *Proceedings 2005 International Symposium on System-on-Chip*, pages 183–186, Nov. 2005.

7

[107] M. Galles. Scalable Pipelined Interconnect for Distributed Endpoint Routing: The SGI SPIDER Chip. In *Proceedings of Hot Interconnects Symposium IV*, 1996.

[108] O. P. Gangwal, A. Rădulescu, K. Goossens, S. G. Pestana, and E. Rijpkema. Building predictable systems on chip: An analysis of guaranteed communication in the Æthereal network on chip. In P. van der Stok, editor, *Dynamic and Robust Streaming In And Between Connected Consumer-Electronics Devices*, volume 3 of *Philips Research Book Series*, chapter 1, pages 1–36. Springer, 2005.

[109] D. Gebhardt and K. S. Stevens. Elastic flow in an application specific network-on-chip. In *Electronic Notes in Theoretical Computer Science, 200(1)*, pages 3–15. Elsevier, Feb. 2008.

[110] B. Gebremichael, F. Vaandrager, M. Zhang, K. Goossens, E. Rijpkema, and A. Rădulescu. Deadlock prevention in the Æthereal protocol. In D. Borrione and W. Paul, editors, *Proc. Working Conference on Correct Hardware Design and Verification Methods (CHARME)*, volume 3725 of *Lecture Notes in Computer Science (LNCS)*, pages 345–348, Oct. 2005.

[111] N. Genko, D. Atienza, G. D. Micheli, L. Benini, J. M. Mendias, R. Hermida, and F. Catthoor. A Novel Approach for Network on Chip Emulation. In *ISCAS 2005*, pages 2365–2368, Kobe, Japan, 2005.

[112] N. Genko, D. Atienza, G. D. Micheli, et al. A complete network-on-chip emulation framework. In *Proc. of IEEE DATE*, pages 246–251, 2005.

[113] N. Genko, D. Atienza, G. D. Micheli, et al. NoC emulation on FPGA: HW/SW synergy for noC features exploration. In *Proc. of ParCo*, 2005.

[114] R. Gindin, I. Cidon, and I. Keidar. NoC-based FPGA: Architecture and routing. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[115] K. Goossens. Formal methods for networks on chips. In *Proc. Int'l Conference on Application of Concurrency to System Design (ACSD)*, pages 188–189, June 2005.

[116] K. Goossens. Networks on chip for consumer electronics. In *Proc. Int'l Summer School on Advanced Computer Architecture and Compilation for Embedded Systems (ACACES)*, pages 227–230, July 2005.

[117] K. Goossens, J. Dielissen, O. P. Gangwal, S. G. Pestana, A. Rădulescu, and E. Rijpkema. A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In *Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)*, pages 1182–1187, Mar. 2005.

[118] K. Goossens, J. Dielissen, and A. Rădulescu. The Æthereal network on chip: Concepts, architectures, and implementations. *IEEE Design and Test of Computers*, 22(5), Sept.-Oct. 2005.

[119] K. Goossens, J. Dielissen, J. van Meerbergen, P. Poplavko, A. Rădulescu, E. Rijpkema, E. Waterlander, and P. Wielage. Guaranteeing the quality of services in networks on chip. In A. Jantsch and H. Tenhunen, editors, *Networks on Chip*, chapter 4, pages 61–82. Kluwer, 2003.

[120] K. Goossens, O. P. Gangwal, J. Röver, and A. P. Niranjan. Interconnect and memory organization in SOCs for advanced set-top boxes and TV — evolution, analysis, and trends. In J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, editors, *Interconnect-Centric Design for Advanced SoC and NoC*, chapter 15, pages 399–423. Kluwer, Apr. 2004.

[121] K. Goossens, S. G. Pestana, J. Dielissen, O. P. Gangwal, J. van Meerbergen, A. Rădulescu, E. Rijpkema, and P. Wielage. Service-based design of systems on chip and networks on chip. In P. van der Stok, editor, *Dynamic and Robust Streaming In And Between Connected Consumer-Electronics Devices*, volume 3 of *Philips Research Book Series*, chapter 2, pages 37–60. Springer, 2005.

[122] K. Goossens, J. van Meerbergen, A. Peeters, and P. Wielage. Networks on silicon: Combining best-effort and guaranteed services. In *Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)*, pages 423–425, Mar. 2002.

[123] K. Goossens, B. Vermeulen, R. van Steeden, and M. Bennebroek. Transaction-based communication-centric debug. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[124] K. G. W. Goossens. A protocol and memory manager for on-chip communication. In *International Symposium on Circuits and Systems*, volume II, pages 225–228, Sydney, May 2001. IEEE Circuits and Systems Society.

[125] K. G. W. Goossens and O. P. Gangwal. The cost of communication protocols and coordination languages in embedded systems. In F. Arbab and C. Talcott, editors, *Coordination languages and models*, number 2315 in Lecture notes in computer science, pages 174–190. Springer Verlag, Apr. 2002.

[126] P. Gratz, K. Sankaralingam, H. Hanson, P. Shivakumar, R. McDonald, S. Keckler, and D. Burger. Implementation and evaluation of a dynamically routed processor operand network. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[127] D. Greenfield, A. Banerjee, J.-G. Lee, and S. Moore. Implications of rent's rule for noC design and its fault-tolerance. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[128] L. Guang. Design of frequency controller for minimizing power consumption in network-on-chip. Master's thesis, School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden, Oct. 2005.

[129] P. Guerrier and A. Greiner. A generic architecture for on-chip packet-switched interconnections. In *Proc. of DATE*, pages 250–256. ACM Press, 2000.

[130] N. E. Guindi and P. Elsener. Network on chip: PANACEA - A Nostrum integration. Technical report, Swiss Federal Institute of Technology Zurich, Feb. 2005.

[131] Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. Efficient link capacity and QoS design for network-on-chip. In *In Proc. Design, Automation and Test in Europe (DATE)*, pages 9–14, Mar. 2006.

[132] A. Hansson and K. Goossens. Trade-offs in the configuration of a network on chip for multiple use-cases. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[133] A. Hansson, K. Goossens, and A. Rădulescu. A unified approach to constrained mapping and routing on network-on-chip architectures. In *Int'l Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)*, Sept. 2005.

[134] M. Harmanci, N. P. Escudero, Y. Leblebici, and P. Ienne. Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip. In *Proc. IEEE Int'l Symposium on Circuits and Systems (ISCAS)*, 2005.

[135] M. Haurylau, H. Chen, J. Zhang, G. Chen, N. A. Nelson, D. H. Albonesi, E. G. Friedman, and P. M. Fauchet. On-chip optical interconnect roadmap: Challenges and critical directions. In *Proceedings of the IEEE International Conference on Group IV Photonics*, pages 17–19, 2005.

[136] A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Öberg, M. Millberg, and D. Lindqvist. Network on chip: An architecture for billion transistor era. In *Proceeding of the IEEE NorChip Conference*, Nov. 2000.

[137] J. Henkel, W. Wolf, and S. T. Chakradhar. On-chip networks: A scalable, communication-centric embedded system design paradigm. In *17th International Conference on VLSI Design*, pages 845–, 2004.

[138] S. Heo and K. Asanović. Replacing global wires with an on-chip network: a power analysis. In *ISLPED '05: Proc. of the 2005 Intl. Symp. on Low Power Electronics and Design*, pages 369–374, New York, NY, USA, 2005. ACM Press.

[139] R. Ho. *On-Chip Wires: Scaling and Efficiency*. PhD thesis, Stanford University, 2003.

[140] R. Ho, J. Gainsley, and R. Drost. Long wires and asynchronous control. In *The 10th IEEE International Symposium on Asynchronous Circuits and Systems*, 2004.

[141] R. Ho, K. Mai, and M. Horowitz. The future of wires. *Proceedings of the IEEE*, 89(4):490–504, Apr. 2001.

[142] R. Ho, K. Mai, and M. Horowitz. Efficient on-chip global interconnects. In *Symposium on VLSI circuits*, 2003.

[143] W. H. Ho and T. M. Pinkston. A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns . In *The Ninth International Symposium on High-Performance Computer Architecture (HPCA'03)*, page 377, Feb. 2003.

[144] J. Hoffman, D. A. Ilitzky, A. Chun, and A. Chapyzhenka. Architecture of the scalable communications core. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[145] S. Hollis and S. W. Moore. An area-efficient, pulse-based interconnect. In *IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2006.

[146] R. Holsmark, M. Palesi, and S. Kumar. Deadlock free routing algorithms for mesh topology NoC systems with regions. In *Proc. 9th EUROMICRO Conference on Digital System Design, Architectures, Methods and Tools (DSD)*, Sept. 2006.

[147] Y. Homma, M. Kameyama, Y. Fujioka, and N. Tomabechi. VLSI architecture based on packet data transfer scheme and its application. In *Proc. IEEE Int'l Symposium on Circuits and Systems (ISCAS)*, 2005.

[148] M. Hosseinabady, A. Banaiyan, M. N. Bojnordi, and Z. Navabi. A concurrent testing method for NoC switches. In *In Proc. Design, Automation and Test in Europe (DATE)*, Mar. 2006.

[149] J. Hu and R. Marculescu. Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures. In *Proc. Design, Automation and Test in Europe Conference*, 2003.

[150] J. Hu and R. Marculescu. Application specific buffer space allocation for networksonchip router design. In *Proc. IEEE/ACM Intl. Conf. on Computer Aided Design*, San Jose, CA, Nov. 2004.

[151] J. Hu and R. Marculescu. DyAD smart routing for networks-on-chip. In *Design Automation Conference*, June 2004.

[152] J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular noC architectures. *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, 24(4), Apr. 2005.

[153] R. M. J. Hu. Energy-aware mapping for tile-based noC architectures under performance constraints. In *Proc. Design Automation Conference. Asia and South Pacific (ASP-DAC)*, Jan. 2003.

[154] Y. Hu, H. Chen, Y. Zhu, A. A. Chien, and C.-K. Cheng. Physical synthesis of energy-efficient networks-on-chip through topology exploration and wire style optimization. In *Proceedings of the Intl. Conf. on Computer Design (ICCD)*, 2005.

[155] W. Hung, C. Addo-Quaye, T. Theocharides, Y. Xie, N. Vijaykrishnan, and M. J. Irwin. Thermal-aware IP virtualization and placement for networks-on-chip architecture. In *Proc. of the Intl. Conf. on Computer Design (ICCD)*, 2004.

[156] A. Ivanov and G. D. Micheli. The Network-on-Chip Paradigm in Practice and Research. *Design & Test of Computers*, 22(5):399–403, 2005.

[157] A. Jalabert, S. Murali, L. Benini, and G. D. Micheli. xpipesCompiler: A tool for instantiating application specific Networks on Chip. In *Design, Automation and Test in Europe (DATE)*, Paris, France, Feb. 2004.

[158] A. Jantsch. Network on chip. In *Proceedings of the Conference Radio vetenskap och Kommunication*, Stockholm, June 2002.

[159] A. Jantsch. NoCs: A new contract between hardware and software. In *Proceedings of the Euromicro Symposium on Digital System Design*, Sept. 2003. Invited keynote.

[160] A. Jantsch, R. Lauter, and A. Vitkowski. Power analysis of link level and end-to-end data protection on networks on chip. In *Proceedings of the IEEE International Symposium on Circuits and Systems*, 2005.

[161] A. Jantsch, J. Öberg, and H. Tenhunen. Special issue on networks on chip - guest editor's introduction. *Journal of Systems Architecture*, 50(2-3), Februry 2004.

[162] A. Jantsch, J.-P. Soininen, M. Forsell, L.-R. Zheng, S. Kumar, M. Millberg, and J. berg. Networks on chip. In *Workshop at the European Solid State Circuits Conference*, Sept. 2001.

[163] A. Jantsch and H. Tenhunen, editors. *Networks on Chip*. Kluwer Academic Publishers, Feb. 2003.

[164] A. Jantsch and H. Tenhunen. Will networks on chip close the productivity gap? In A. Jantsch and H. Tenhunen, editors, *Networks on Chip*, chapter 1, pages 3–18. Kluwer Academic Publishers, Feb. 2003.

[165] Y. Jin, E. J. Kim, , and K. H. Yum. Peak power control for a QoS capable on-chip network. In *Proceedings of the 2005 International Conference on Parallel Processing (ICPP)*, pages 585–592, June 2005.

[166] Y. Jing, X. Fan, D. Gao, and J. Hu. Network on chip for parallel DSP architectures. In *Proceedings of the Second Intl. Conf. on Embedded Software and Systems (ICESS)*, 2005.

[167] A. B. Kahng, S. Muddu, and E. Sarto. On switch factor based analysis of coupled RC interconnects. In *Proc. of the 37th conference on Design automation (DAC)*, pages 79–84, 2000.

[168] A. B. Kahng, S. Muddu, E. Sarto, and R. Sharma. Interconnect tuning strategies for high-performance ICs. In *Conference on Design, Automation and Test in Europe (DATE)*, pages 471–478, 1998.

[169] H. Kariniemi and J. Nurmi. New adaptive routing algorithm for extended generalized fat trees on-chip. In *Proc. International Symposium on System-on-Chip*, pages 113–188, Tampere, Finland, 2003.

[170] H. Kariniemi and J. Nurmi. New routing algorithm for improving the throughput of fat tree interconnection networks. In *Proc. International Conference on Computer Science and Technology*, Cancun, Mexico, 2003.

[171] H. Kariniemi and J. Nurmi. Performance evaluation of three arbiters for internally buffered crossbar switch. In *Proc. International Conference on Computer Science and Technology*, Cancun, Mexico, 2003.

[172] H. Kariniemi and J. Nurmi. Performance evaluation and implementation of two adaptive routing algorithms for XGFT networks. *Computing and Informatics*, 23(5-6):415–435, 2004.

[173] H. Kariniemi and J. Nurmi. Performance evaluation and implementation of two adaptive routing algorithms for XGFT networks. In *Proc. The 7th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS'04)*, 2004.

[174] H. Kariniemi and J. Nurmi. Reusable XGFT interconnect IP for network-on-chip implementations. In *Proc. International Symposium on System-on-Chip SoC2004*, pages 95–102, Tampere, Finland, 2004.

[175] H. Kariniemi and J. Nurmi. Fault-tolerant XGFT network-on-chip for multi-processor system-on-chip circuits. In *Proc. International Conference on Field Programmable Logic and Applications*, pages 203–210, Tampere, Finland, 2005.

[176] H. Kariniemi and J. Nurmi. Versatile modular switch architecture for improving the QOS of the XGFT network-on-chip. In *Proc. The 8th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)*, pages 105–112, Sopron, Hungary, 2005.

[177] N. K. Kavaldjiev and G. J. M. Smit. A survey of efficient on-chip communications for soC. In *4th PROGRESS Symp. on Embedded Systems, Nieuwegein, Netherlands*, pages 129–140. STW Technology Foundation, Oct. 2003.

[178] N. K. Kavaldjiev and G. J. M. Smit. An energy-efficient network-on-chip for a heterogeneous tiled reconfigurable system-on-chip. In *EUROMICRO Symp. on Digital System Design (DSD), Rennes, France*, pages 492–498. IEEE Computer Society Press, Sept. 2004.

[179] N. K. Kavaldjiev, G. J. M. Smit, and P. G. Jansen. Two architectures for on-chip virtual channel router. In *5th PROGRESS Symp. on Embedded Systems, Nieuwegein, the Netherlands*, pages 90–95. STW Technology Foundation, Oct. 2004.

[180] N. K. Kavaldjiev, G. J. M. Smit, and P. G. Jansen. A virtual channel router for on-chip networks. In *IEEE Int. SOC Conf., Santa Clara, California*, pages 289–293. IEEE Computer Society Press, Sept. 2004.

[181] N. K. Kavaldjiev, G. J. M. Smit, and P. G. Jansen. Throughput of streaming applications running on a multiprocessor architecture. In *EUROMICRO Symposium on Digital System Design, Porto, Portugal*, pages 350–355. IEEE Computer Society Press, Sept. 2005.

[182] I. A. Khatib, D. Bertozzi, F. Poletti, L. Benini, A. Jantsch, M. Bechara, H. Khalifeh, M. Hajjar, R. Nabiev, and S. Jonsson. MPSoC ECG biochip: A multiprocessor System-on-Chip for real-time human heart monitoring and analysis. In *Proceedings of the ACM Computing Frontiers*, 2006.

[183] I. A. Khatib, A. Jantsch, B. Kayal, R. Nabiev, and S. Jonsson. Wireless network-on-chips as autonomous systems: A novel solution for biomedical healthcare and space exploration sensor-networks. In *Proceedings of the Infocom 2005 Conference - Student Workshop*, Mar. 2005.

[184] I. A. Khatib, A. Jantsch, and M. Saleh. Simulation of real home healthcare sensor networks utilizing IEEE 802.11g biomedical network-on-chip. In *Proceedings of REALWAN*, Stockholm, 2005.

[185] D. Kim, K. Kim, J.-Y. Kim, S.-J. Lee, and H.-J. Yoo. Solutions for real chip implementation issues of NoC and their application to memory-centric NoC. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[186] D. Kim, M. Kim, and G. E. Sobelman. Asynchronous FIFO interfaces for GALS on-chip switched networks. In *Proc. Intl. SoC Design Conference*, pages 186–189, 2005.

[187] D. Kim, K. Lee, S.-J. Lee, and H.-J. Yoo. A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip. In *Proc. IEEE Int'l Symposium on Circuits and Systems (ISCAS)*, 2005.

[188] E. J. Kim, K. H. Yum, G. M. Link, C. R. Das, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Energy Optimization Techniques in Cluster Interconnects. In *International Symposium on Low Power Electronics and Design (ISLPED'03)*, Aug. 2003.

[189] J. Kim, C. Nicopoulos, and D. Park. A gracefully degrading and energy-efficient modular router architecture for on-chip networks. In *Proc. of the 33st Annual Intl. Symp. on Computer Architecture (ISCA)*, 2006.

[190] J. Kim, D. Park, C. Nicopoulus, N. Vijaykrishnan, and C. Das. Design and analysis of an NoC architecture from performance, reliability and energy perspective. In *First Symposium on Architectures for Networking and Communication Systems.*, Oct. 2005.

[191] J. Kim, D. Park, T. Theochar, N. Vijaykrishnan, and C. R. Das. A low latency router supporting adaptivity for on-chip interconnects. In *Proceedings of the 42nd Design Automation Conference (DAC)*, 2005.

[192] J. S. Kim, M. B. Taylor, J. Miller, and D. Wentzlaff. Energy characterization of a tiled architecture processor with on-chip networks. In *Proc. of the Intl. Symp. on Low power Electronics and Design (ISLPED'03)*, 2003.

[193] K. Kim, S.-J. Lee, K. Lee, and H.-J. Yoo. An arbitration look-ahead scheme for reducing end-to-end latency in networks-on-chip. In *Proc. IEEE Int'l Symposium on Circuits and Systems (ISCAS)*, 2005.

[194] C. Koch-Hofer, M. Renaudin, V. Thonnart, and P. Vivet. ASC, a SystemC extension for modeling asynchronous systems, and its application to an asynchronous NoC. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[195] R. Krashinsky, C. Batten, M. Hampton, S. Gerding, B. Pharris, J. Casper, and K. Asanovic. The Vector-Thread Architecture. In *31st International Symposium on Computer Architecture (ISCA-31)*, Munich, Germany, June 2004.

[196] A. Kumar, L.-S. Peh, P. Kundu, and N. K. Jha. Express virtual-channels: towards the ideal interconnection fabric. In *Proc. of the 34th Intl. Symp. on Computer Architecture (ISCA-34)*, 2007.

[197] S. Kumar. On packet switched networks for on-chip communication. In A. Jantsch and H. Tenhunen, editors, *Networks on Chip*, chapter 5, pages 85–106. Kluwer Academic Publishers, Feb. 2003.

[198] S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Öberg, K. Tiensyrjä, and A. Hemani. A network on chip architecture and design methodology. In *Proceedings of IEEE Computer Society Annual Symposium on VLSI*, Apr. 2002.

[199] A. Laffely, J. Liang, P. Jain, N. Weng, W. Burleson, and R. Tessier. Adaptive system on a chip (aSoC) for low-power signal processing. In *Thirty-Fifth Asilomar Conference on Signals, Systems, and Computers*, Nov. 2001.

[200] A. Laffely, J. Liang, R. Tessier, and W. Burleson. Adaptive system on a chip: A backbone for power-aware signal processing cores. In *Proc. of the IEEE Conference on Image Processing*, Barcelona, Spain, Sept. 2003.

[201] L. Lavagno and S. W. Moore. Breaking the synchronous barrier for systems-on-chip communication and synchronization. Tutorial at Design Automation Test Europe (DATE), 2004.

[202] H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu. On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches. *ACM Trans. on Design Automation of Electronic Systems (TODAES)*, 12(3), Aug. 2007.

[203] H. G. Lee, U. Y. Ogras, R. Marculescu, and N. Chang. Design space exploration and prototyping for on-chip multimedia applications. In *Proc. ACM/IEEE Design Automation Conf.*, San Francisco, July 2006.

[204] K. Lee, S.-J. Lee, and H.-J. Yoo. Low-power network-on-chip for high-performance SoC design. *IEEE Transactions on VLSI Systems*, 14(2), Feb. 2006.

[205] F. Li, M. Kandemir, and I. Kolcu. Exploiting software pipelining for network-on-chip architectures. In *IEEE Computer Society Annual Symposium on VLSI*, Mar. 2006.

[206] T. Li. Estimation of power consumption in wormhole routed networks on chip. Master's thesis, Institute of Microelectronics and Information Technology, Royal Institute of Technology (KTH), Apr. 2005.

[207] J. Liang, S. Swaminathan, and R. Tessier. aSOC: A Scalable, Single-Chip Communications Architecture. In *the IEEE International Conference on Parallel Architectures and Compilation Techniques*, pages 524–529, Oct. 2000.

[208] A. Lines. Nexus: An Asynchronous Crossbar Interconnect for Synchronous System-on-Chip Designs. In *Proceedings of the 11th Symposium on High Performance Interconnects*, 2003.

[209] C. Liu, Z. Link, and D. Pradhan. Reuse-based test access and integrated test scheduling for network-on-chip. In *Design, Automation and Test in Europe Conference and Exhibition. DATE 2006*, Mar. 2006.

[210] M. Liu. Improving the performance of a wormhole router and wormhole flow control. Master's thesis, School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden, Dec. 2005.

[211] Z. Lu. *A User Introduction to NNSE: Nostrum Network-on-Chip Simulation Environment*. Royal Institute of Technology, Stockholm, Nov. 2005.

[212] Z. Lu and R. Haukilahti. NoC application programming interfaces. In A. Jantsch and H. Tenhunen, editors, *Networks on Chip*, chapter 12, pages 239–260. Kluwer Academic Publishers, Feb. 2003.

[213] Z. Lu and A. Jantsch. Network-on-chip assembler language. Technical Report TRITA-IMIT-LECS R 03:02, version 1.0, Institute of Microelectronics and Information Technology, Royal Institute of Technology (KTH), Stockholm, Sweden, June 2003.

[214] Z. Lu and A. Jantsch. Flit admission in on-chip wormhole-switched networks with virtual channels. In *Proceedings of the International Symposium on System-on-Chip 2003*, Nov. 2004.

[215] Z. Lu and A. Jantsch. Flit ejection in on-chip wormhole-switched networks with virtual channels. In *Proceedings of the IEEE NorChip Conference*, Nov. 2004.

[216] Z. Lu and A. Jantsch. Traffic configuration for evaluating networks on chips. In *Proceedings of the 5th International Workshop on Systems on Chip (IWSOC)*, July 2005.

[217] Z. Lu, A. Jantsch, and I. Sander. Feasibility analysis of messages for on-chip networks using wormhole routing. In *Proceedings of the Asian Pacific Design Automation Conference*, 2005.

[218] Z. Lu, I. Sander, and A. Jantsch. Refinement of A perfectly synchronous communication model onto Nostrum NoC best-effort communication. In *Proceedings of the Forum on Design Languages*, Sept. 2005.

[219] Z. Lu, I. Sander, and A. Jantsch. Refining synchronous communication onto network-on-chip best-effort services. In A. Vachoux, editor, *Advances in Design and Specification Languages for SoCs - Selected Contributions from FDL 2005*. Springer Verlag, 2006.

[220] Z. Lu, R. Thid, M. Millberg, E. Nilsson, and A. Jantsch. NNSE: Nostrum network-on-chip simulation environment. In *Swedish System-on-Chip Conference (SSoCC'03)*, Apr. 2005.

[221] Z. Lu, L. Tong, B. Yin, and A. Jantsch. A power efficient flit-admission scheme for wormhole-switched networks on chip. In *Proceedings of the 9th World Multi-Conference on Systemics, Cybernetics and Informatics*, July 2005.

[222] Z. Lu, B. Yin, and A. Jantsch. Connection-oriented multicasting in wormhole-switched networks on chip. In *Proceedings of the IEEE Computer Society Annual Symposium on VLSI*, Mar. 2006.

[223] Z. Lu, M. Zhong, and A. Jantsch. Evaluation of onchip networks using deflection routing. In *Proceedings of GLSVLSI*, 2006.

[224] Z. Ma, P. Marchal, D. P. Scarpazza, P. Yang, C. Wong, J. I. Gomez, S. Himpe, C. Ykman-Couvreur, and F. Catthoor. *Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogeneous Platforms*. Springer, 2007.

[225] S. Mahadevan, F. Angiolini, M. Storgaard, R. G. Olsen, J. Sparsø, and J. Madsen. A network traffic generator model for fast network-on-chip simulation. In *Proceedings of Design, Automation and Testing in Europe Conference 2005 (DATE05)*. IEEE, 2005.

[226] T. S. T. Mak, P. Sedcole, P. Y. K. Cheung, W. Luk, and K.-P. Lam. A hybrid analog-digital routing network for noC dynamic routing. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[227] R. Marculescu. Networks-On-Chip: The Quest for On-Chip Fault-Tolerant Communication. In *Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03)*, 2003.

[228] R. Marculescu. Energy, fault-tolerance, and scalability issues in designing network-on-chip. Tutorial at ASP-DAC, Jan. 2004.

[229] R. Marculescu and P. Bogdan. The chip is the network: Toward a science of network-on-chip design. *Foundations and Trends in Electronic Design Automation*, pages pp. 371–461, Mar. 2009.

[230] R. Marculescu, U. Y. Ogras, L.-S. Peh, N. E. Jerger, and Y. Hoskote. Outstanding research problems in NoC design: System, microarchitecture, and circuit perspectives. *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, 28(1):3–21, Jan. 2009.

[231] T. Marescaux, A. Bartic, D. Verkest, S. Vernalde, and R. Lauwereins. Interconnection networks enable fine-grain dynamic multi-tasking on FPGAs. In *Field-Programmable Logic and Applications (FPL)*, Montpellier, Sept. 2002.

[232] T. Marescaux, B. Bricke, P. Debacker, V. N. Nollet, and H. Corporaal. Dynamic Time-Slot Allocation for QoS Enabled Networks on Chip. In *Proc. IEEE 3rd Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia)*, pages 47–52, New York, USA, Sept. 2005. IEEE.

[233] T. Marescaux, E. Brockmeyer, and H. Corporaal. The impact of higher communication layers on NoC supported MP-SoC. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[234] T. Marescaux, J.-Y. Mignolet, A. Bartic, W. Moffat, D. Verkest, S. Vernalde, and R. Lauwereins. Networks on Chip as Hardware Components of an OS for Reconfigurable Systems. In *Field-Programmable Logic and Applications*, volume 2778/2003 of *Lecture Notes in Computer Science*, pages 595–605. Springer Berlin / Heidelberg, 2003.

[235] T. Marescaux, V. Nollet, J.-Y. Mignolet, A. Bartic, W. Moffat, P. Avasare, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins. Run-time support for heterogeneous multi-tasking on reconfigurable SoCs. *Integration, the VLSI journal*, 38(1):107–130, 2004.

[236] T. Marescaux, A. Rangevall, V. Nollet, A. Bartic, and H. Corporaal. Distributed congestion control for packet switched networks on chip. In *Parallel Computing Conference (ParCo05), Proceedings*, Malaga, Spain, Sept. 2005.

[237] Z. Marrakchi, H. Mrabet, C. Masson, and H. Mehrez. Mesh of tree: Unifying mesh and MFPGA for better device performances. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[238] M. R. Marty and M. D. Hill. Coherence ordering for ring-based chip multiprocessors. In *Proc. of the 39th Annual Intl. Symp. on Microarchitecture (MICRO)*, 2006.

[239] G. Michelogiannakis, D. Pnevmatikatos, and M. Katevenis. Approaching ideal NoC latency with pre-configured routes. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[240] M. Millberg. The nostrum protocol stack and suggested services provided by the nostrum backbone. Technical Report TRITA-IMIT-LECSR02:01, Institute of Microelectronics and Information Technology, Royal Institute of Technology (KTH), Stockholm, Sweden, Nov. 2002. Draft v 0.1.48.

[241] M. Millberg, E. Nilsson, R. Thid, and A. Jantsch. Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In *Proceedings of the Design Automation and Test Europe Conference (DATE)*, Feb. 2004.

[242] M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch. The Nostrum backbone - a communication protocol stack for networks on chip. In *Proceedings of the VLSI Design Conference*, Mumbai, India, Jan. 2004.

[243] M. Mizuno, , W. J. Dally, and H. Onishi. Elastic interconnects: repeater-inserted long wiring capable of compressing and decompressing data. In *2001 IEEE International Solid-State Circuits Conference, Digest of Technical Papers*, pages 346–347, 464, 2001.

[244] A. Morgenshtein, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. Micro-modem - reliability solution for NoC communications. In *Proc. of the 11th IEEE Intl. Conf. on Electronics, Circuits and Systems (ICECS)*, pages 483–486, Dec. 2004.

16

[245] A. Morgenshtein, I. Cidon, A. Kolodny, and R. Ginosar. Comparative analysis of serial and parallel links in networks-on-chip. In *Proc. of the Intl. Symp. on System-on-Chip*, pages 185–188, Nov. 2004.

[246] A. Morgenshtein, I. Cidon, A. Kolodny, and R. Ginosar. Low-leakage repeaters for NoC interconnects. In *Proceedings of the IEEE Intl. Symp. on Circuits and Systems (ISCAS)*, pages 600–603, May 2005.

[247] S. S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb. The alpha 21364 network architecture. *IEEE Micro*, 22(1), Jan. 2002.

[248] R. Mullins. Minimising dynamic power consumption in on-chip networks. In *Proceedings of the Intl. Symp. on System-on-Chip*, Tampere, Finland, Nov. 2006.

[249] R. Mullins, J.-G. Lee, and S. Moore. Selecting a timing regime for on-chip networks. In *Proc. of the 17th UK Async. Forum*, 2005.

[250] R. D. Mullins. Asynchronous versus synchronous design techniques for NoCs. Tutorial at the International Symposium on System-on-Chip, 2005.

[251] R. D. Mullins. An on-chip network bibliography, 2007.

[252] R. D. Mullins, A. F. West, and S. W. Moore. Low-latency virtual-channel routers for on-chip networks. In *Proc. of the 31st Annual Intl. Symp. on Computer Architecture (ISCA)*, pages 188–197, 2004.

[253] R. D. Mullins, A. F. West, and S. W. Moore. The design and implementation of a low-latency on-chip network. In *Proceedings of the 11th Asia and South Pacific Design Automation Conference (ASP-DAC)*, 2006.

[254] S. Murali, M. Coenen, A. Rădulescu, K. Goossens, and G. D. Micheli. Mapping and configuration methods for multi-use-case networks on chips. In *Proc. Design Automation Conference. Asia and South Pacific (ASP-DAC)*, Jan. 2006.

[255] S. Murali, M. Coenen, A. Rădulescu, K. Goossens, and G. D. Micheli. A methodology for mapping multiple use-cases on to networks on chip. In *Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)*, Mar. 2006.

[256] S. Murali, G. D. Micheli, L. Benini, T. Theocharides, N. Vijaykrishnan, and M. J. Irwin. Analysis of Error Recovery Schemes for Networks on Chips. *Design & Test of Computers*, 22(5):434–442, 2005.

[257] N. Muralimanohar and R. Balasubramonian. The Effect of Interconnect Design on the Performance of Large L2 Caches. In *Proceedings of the 3rd IBM Watson Conference on Interaction between Architecture, Circuits, and Compilers*, Oct. 2006.

[258] N. Muralimanohar and R. Balasubramonian. Interconnect Design Considerations for Large NUCA Caches. In *Proceedings of the 34th International Symposium on Computer Architecture (ISCA-34)*, June 2007.

[259] S. Y. Nam and D. K. Sung. Decomposed crossbar switches with multiple input and output buffers. In *Proc. of IEEE GLOBECOM*, 2001.

[260] V.-D. Ngo, H. N. Nguyen, and H.-W. Choi. Designing on-chip network based on optimal latency criteria. In *Proceedings of the Second Intl. Conf. on Embedded Software and Systems (ICESS)*, 2005.

[261] C. A. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das. ViChaR: A dynamic virtual channel regulator for network-on-chip routers. In *Proc. of the 39th Annual Intl. Symp. on Microarchitecture (MICRO)*, 2006.

[262] K.-H. Nielsen. Evaluation of real-time performance models in wormhole-routed on-chip networks. Master's thesis, Institute of Microelectronics and Information Technology, Royal Institute of Technology (KTH), Stockholm, Sweden, Apr. 2005.

[263] A. Nieuwland, J. Kang, O. P. Gangwal, R. Sethuraman, N. Busá, K. Goossens, R. P. Llopis, and P. Lippens. C-HEAP: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems. *Design Automation for Embedded Systems*, 7(3):233–270, 2002.

[264] E. Nilsson. Design and implementation of a hot-potato switch in a network on chip. Master's thesis, Department of Microelectronics and Information Technology, Royal Institute of Technology, IMIT/LECS 2002-11, Stockholm, Sweden, June 2002.

[265] E. Nilsson. Experiments of the proximity congestion awareness with the nostrum backbone. In *Proceedings of SSoCC*, 2003.

[266] E. Nilsson, M. Millberg, J. Öberg, and A. Jantsch. Load distribution with the proximity congestion awareness in a network on chip. In *Proceedings of the Design Automation and Test Europe (DATE)*, pages 1126–1127, Mar. 2003.

[267] E. Nilsson and J. Öberg. Reducing peak power and latency in 2-D mesh NoCs using globally pseudochronous locally synchronous clocking. In *Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis*, Sept. 2004.

[268] E. Nilsson and J. Öberg. Trading off power versus latency using GPLS clocking in 2D-mesh NoCs. In *Proceedings of the International Symposium on Signals, Circuits and Systems (ISSCS)*, July 2005.

[269] V. Nollet, T. Marescaux, P. Avasare, and J.-Y. Mignolet. Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In *DATE '05: Proceedings of the conference on Design, Automation and Test in Europe*, pages 234–239, Washington, DC, USA, 2005. IEEE Computer Society.

[270] V. Nollet, T. Marescaux, D. Verkest, J.-Y. Mignolet, and S. Vernalde. Operating-system controlled network-on-chip. In *Proceedings of the 41st annual conference on Design automation (DAC)*, pages 256–259. ACM Press, June 2004.

[271] J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, editors. *Interconnect-Centric Design for Advanced SoC and NoC*. Kluwer Academic Publishers, 2004.

[272] J. Öberg. Clocking strategies for networks on chip. In A. Jantsch and H. Tenhunen, editors, *Networks on Chip*, chapter 8, pages 153–172. Kluwer Academic Publishers, Feb. 2003.

[273] U. Y. Ogras, J. Hu, and R. Marculescu. Key research problems in NoC design: A holistic perspective. In *Proc. of the Intl. Conf. on Hardware/Software Codesign and System Synthesis*, Sept. 2005.

[274] U. Y. Ogras and R. Marculescu. Application-specific network-on-chip architecture customization via long-range link insertion. In *Proc. IEEE/ACM Intl. Conf. on Computer Aided Design*, San Jose, CA, Nov. 2005.

[275] U. Y. Ogras and R. Marculescu. Energy- and performance-driven noC communication architecture synthesis using a decomposition approach. In *Proc. Design, Automation and Test in Europe (DATE) Conf.*, Munich, Germany, Mar. 2005.

[276] U. Y. Ogras and R. Marculescu. "it's a small world after all": NoC performance optimization via long link insertion. *IEEE Trans. on Very Large Scale Integration Systems, Special Section on Hardware/Software Codesign and System Synthesis*, 14(7), July 2006.

[277] U. Y. Ogras and R. Marculescu. Prediction-based flow control for network-on-chip traffic. In *Proc. ACM/IEEE Design Automation Conf.*, San Francisco, July 2006.

[278] U. Y. Ogras and R. Marculescu. Analytical router modeling for networks-on-chip performance analysis. In *Proc. Design, Automation and Test in Europe (DATE) Conf.*, Nice, France, Apr. 2007.

[279] U. Y. Ogras, R. Marculescu, P. Choudhary, and D. Marculescu. Voltage-frequency island partitioning for GALS-based networks-on-chip. In *Proc. IEEE/ACM Design Automation Conf. (DAC)*, San Diego, June 2007.

[280] U. Y. Ogras, R. Marculescu, H. G. Lee, and N. Chang. Communication architecture optimization: Making the shortest path shorter in regular networks-on-chip. In *Proc. Design, Automation and Test in Europe (DATE) Conf.*, Munich, Germany, Mar. 2006.

[281] M. Palesi, R. Holsmark, S. Kumar, and V. Catania. A methodology for design of application specific deadlock-free routing algorithms for NoC systems. In *Proc. Intl. Conf. on Hardware-Software Codesign and System Synthesis*, Seoul, Korea, Oct. 2006.

[282] M. Palesi, S. Kumar, and R. Holsmark. A method for router table compression for application specific routing in mesh topology NoC architectures. In *Proc. of the SAMOS VI Workshop: Embedded Computer Systems: Architectures, Modeling, and Simulation*, July 2006.

[283] D. Pamunuwa, J. Öberg, L.-R. Zheng, M. Millberg, A. Jantsch, and H. Tenhunen. A study on the implementation of 2-D mesh based networks on chip in the nanoregime. *Integration - The VLSI Journal*, 38(1):3–17, Oct. 2004.

[284] D. Pamunuwa, J. berg, L. R. Zheng, M. Millberg, A. Jantsch, and H. Tenhunen. Layout, performance and power trade-offs in mesh-based network-on-chip architectures. In *IFIP International Conference on Very Large Scale Integration (VLSI-SOC)*, Darmstadt, Germany, Dec. 2003.

[285] I. M. Panades and A. Greiner. Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[286] P. P. Pande, G. D. Micheli, C. Grecu, A. Ivanov, and R. Saleh. Design, Synthesis, and Test of Network on Chips. *Design & Test of Computers*, 22(5):404–413, 2005.

[287] D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das. Exploring fault-tolerant network-on-chip architectures. In *Proc. of the 2006 Intl. Conf. on Dependable Systems and Networks*, June 2006.

[288] J. M. Pavia. Design and implementation of a fat tree network on chip. Master's thesis, Institute of Microelectronics and Information Technology, Royal Institute of Technology (KTH), Stockholm, Sweden, June 2004.

[289] A. Peeters. The 'Asynchronous' Bibliography Homepage. http://www.win.tue.nl/async-bib/async.html.

[290] L.-S. Peh. *Flow control and micro-architectural mechanisms for extending performance of interconnection networks*. PhD thesis, Stanford University, 2001.

[291] L.-S. Peh and W. J. Dally. Flit-reservation flow control. In *In Proc. of the 6th Int. Symp. on High-Performance Computer Architecture (HPCA)*, pages 73–84, Jan. 2000.

[292] L.-S. Peh and W. J. Dally. A Delay Model and Speculative Architecture for Pipelined Routers. In *Proc. International Symposium on High-Performance Computer Architecture (HPCA)*, pages 255–266, Jan. 2001.

[293] S. Penolazzi. An empirical power model of the links and the deflective routing switch in nostrum. Master's thesis, School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden, Dec. 2005.

[294] S. G. Pestana, E. Rijpkema, A. Rădulescu, K. Goossens, and O. P. Gangwal. Cost-performance trade-offs in networks on chip: A simulation-based approach. In *Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)*, pages 764–769, Feb. 2004.

[295] A. Pinto, L. P. Carloni, and A. L. Sangiovanni-Vincentelli. Efficient synthesis of networks on chip. In *21st International Conference on Computer Design*, page 5, Oct. 2003.

[296] M. Pirretti, G. M. Link, R. R. Brooks, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Fault Tolerant Algorithms for Network-On-Chip Interconnect. In *Proc. of ISVLSI Design*, 2004.

[297] A. Pullini, F. Angiolini, P. Meloni, D. Atienza, S. Murali, L. Raffo, G. D. Micheli, and L. Benini. NoC design and implementation in 65nm technology. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[298] X. Qian. Implementation of a JPEG encoder on the Nostrum network-on-chip. Master's thesis, School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden, July 2005.

[299] B. R. Quinton, M. R. Greenstreet, and S. J. E. Wilton. Asynchronous IC interconnect network design and implementation using a standard ASIC flow. In *Proc. of the 23rd Intl. Conf. on Computer Design (ICCD)*, 2005.

[300] K. Ramani, N. Muralimanohar, and R. Balasubramonian. Microarchitectural Techniques to Reduce Interconnect Power in Clustered Processors. In *Proceedings of the 5th Workshop on Complexity-Effective Design, held in conjunction with ISCA-31*, June 2004.

[301] G. K. Rauwerda, P. M. Heysters, and G. J. M. Smit. Mapping wireless communication algorithms onto a reconfigurable architecture. *Journal of Supercomputing*, 30(3):263–282, Dec. 2004.

[302] J. Riihimaki, E. Salminen, K. Kuusilinna, and T. Hamalainen. Parameter optimization tool for enhancing on-chip network performance. In *IEEE International Symposium on Circuits and Systems (ISCAS 2002)*, volume 4, pages 61–64, 2002.

[303] E. Rijpkema, K. Goossens, J. D. A. Rădulescu, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. *IEE Proceedings: Computers and Digital Technique*, 150(5):294–302, Sept. 2003.

[304] E. Rijpkema, K. Goossens, and P. Wielage. A router architecture for networks on silicon. In *Proceedings of Progress 2001, 2nd Workshop on Embedded Systems*, Veldhoven, the Netherlands, Oct. 2001.

[305] E. Rijpkema, K. G. W. Goossens, A. Rădulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In *Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)*, pages 350–355, Mar. 2003.

[306] D. Rostislav, V. Vishnyakov, E. Friedman, and R. Ginosar. An Asynchronous Router for Multiple Service Levels Network on Chip. In *Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems*, 2005.

[307] A. Rădulescu, J. Dielissen, K. Goossens, and E. Rijpkema. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. In *Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)*, pages 878–883, Feb. 2004.

[308] A. Rădulescu, J. Dielissen, S. G. Pestana, O. P. Gangwal, E. Rijpkema, P. Wielage, and K. Goossens. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. *IEEE Transactions on CAD of Integrated Circuits and Systems*, 24(1):4–17, Jan. 2005.

[309] A. Rădulescu and K. Goossens. Communication services for networks on chip. In S. S. Bhattacharyya, E. F. Deprettere, and J. Teich, editors, *Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation*, pages 193–213. Marcel Dekker, 2004.

[310] I. Saastamoinen, M. Alho, and J. Nunni. Buffer Implementation for Proteo Networks-on-Chip. In *Circuits and Systems, ISCAS '03. Proceedings of the 2003 International Symposium on*, volume 2, pages 113–116, May 2003.

[311] I. Saastamoinen, M. Alho, J. Pirttimäki, and J. Nurmi. Proteo interconnect IPs for networks-on-chip. In *Proc. IP Based SoC Design*, Grenoble, France, 2002.

[312] I. Saastamoinen, T. Suutari, J. Isoaho, and J. Nurmi. Interconnect IP for gigascale system-on-chip. In *Proc. European Conference on Circuit Theory and Design (ECCTD'01)*, pages 281–284, Finland, 2001.

[313] I. Saastamoinen, D. S. Tortosa, and J. Nurmi. Interconnect IP node for future system-on-chip designs. In *Proc. 1st International Workshop on Electronic Design, Test and Applications*, pages 116–120, 2002.

[314] I. Saastamoinen, D. S. Tortosa, and J. Nurmi. An IP-based on-chip packet-switched network. In A. Jantsch and H. Tenhunen, editors, *Networks on Chip*, chapter 10, pages 193–213. Kluwer Academic Publishers, 2003.

[315] T. Salminen and J.-P. Soininen. Evaluating application mapping using network simulation. In *Proc. of the Inter. Symp. on System-on-Chip*, Tampere, Finland, 2003.

[316] G. A. Sammane, J. Schmaltz, and D. Borrione. Formal verification of on-chip networking. In *Proceedings of the 1st International Conference on Information & Communication Technologies: from Theory to Applications (ICTTA'04)*, 2004.

[317] S. Santi, B. Lin, L. Kocarev, G. M. Maggio, R. Rovatti, and G. Setti. On the impact of traffic statistics on quality of service for networks on chip. In *Proc. IEEE Int'l Symposium on Circuits and Systems (ISCAS)*, 2005.

[318] J. Schmaltz and D. Borrione. A functional approach to the formal specification of networks on chip. In *Proc. of Formal Methods in Computer-Aided Design (FMCAD'04)*, 2004.

[319] J. Schmaltz and D. Borrione. A functional specification and validation model for networks on chip in the ACL2 logic. In *Proceedings of the 5th International Workshop on the ACL2 Theorem Prover and its Applications (ACL2'04)*, 2004.

[320] D. Seo, A. Ali, W.-T. Lim, N. Rafique, and M. Thottethodi. Near-optimal worst-case throughput routing for two-dimensional mesh networks. In *Proc. of the 32nd Annual International Symposium on Computer Architecture (ISCA)*, pages 432–443, 2005.

[321] M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing The System-on-a-Chip Interconnect Woes through Communication-based Design. In *Proceedings of Design Automation Conference*, pages 667–672, June 2001.

[322] A. Shacham, K. Bergman, and L. P. Carloni. Maximizing GFLOPS-per-Watt: High-bandwidth, low power photonic on-chip networks. In *P=ac¡sup¿2¡/sup¿ Conference*, IBM T. J. Watson Research Center, Yorktown Heights, New York, Oct. 2006.

[323] A. Shacham, K. Bergman, and L. P. Carloni. On the design of a photonic network-on-chip. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[324] L. Shang, L.-S. Peh, and N. K. Jha. Power-Efficient Interconnection Networks: Dynamic Voltage Scaling with Links. In *Computer Architecture Letters*, May 2002.

[325] L. Shang, L.-S. Peh, A. Kumar, and N. K. Jha. Thermal Modeling, Characterization and Management of On-Chip Networks. In *Proc. of the 37th MICRO*, 2004.

[326] W.-T. Shen, C.-H. Chao, Y.-K. Lien, and A.-Y. Wu. A new binomial mapping and optimization algorithm for reduced-complexity mesh-based on-chip network. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[327] D. Shipilov. Design and implementation of the resource-network interface for networks-on-chip. Master's thesis, Institute of Microelectronics and Information Technology, Royal Institute of Technology (KTH), Stockholm, Sweden, June 2004.

[328] P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. In *Proceedings of the International Conference on Dependable Systems and Networks*, 2002.

[329] A. Siebenborn, O. Bringmann, and W. Rosenstiel. Communication analysis for network-on-chip. In *Int. Conf. on Parallel Computing in Electrical Engineering (PARELEC)*, Dresden, Germany, 2004.

[330] D. Sigüenza-Tortosa, T. Ahonen, and J. Nurmi. Issues in the development of a practical NoC: the Proteo concept. *Integration, the VLSI Journal*, 38(1):95–105, 2004.

[331] T. Simunic and S. Boyd. Managing Power Consumption in Networks on Chips. In *Proceedings of Design, Automation and Test in Europe (DATE) Conference*, 2002.

[332] G. Smit, E. Scüler, J. Becker, J. Quévremont, and W. Brugger. Overview of the 4S project. In *Proc. of the Intl. Symp. on System-on-Chip (SoC 2005)*, pages 70–73, Tampere, Finland, 2005.

[333] L. T. Smit, G. J. M. Smit, P. J. M. Havinga, J. A. Huisken, K. G. W. Goossens, and J. T. M. H. Dielissen. Towards A model for making A trade-off between QoS and costs. In *Proceedings of the CTIT workshop. Mobile Communications in perspective*, Feb. 2001.

[334] V. Soteriou and L.-S. Peh. Design-space exploration for power-aware on/off interconnection networks. In *Proc. of the 22nd Intl. Conf. on Computer Design (ICCD)*, 2004.

[335] V. Soteriou, H. Wang, and L.-S. Peh. A statistical traffic model for on-chip interconnection networks. In *International Conference on Measurement and Simulation of Computer and Telecommunication Systems (MASCOTS '06)*, Sept. 2006.

[336] S. R. Sridhara and N. R. Shanbhag. Coding for system-on-chip networks: a unified framework. In *Design Automation Conference (DAC)*, pages 103–106, June 2004.

[337] K. Srinivasan and K. S. Chatha. A low complexity heuristic for design of custom network-on-chip architectures. In *In Proc. Design, Automation and Test in Europe (DATE)*, Mar. 2006.

[338] N. Srivastava and K. Banerjee. Performance analysis of carbon nanotube interconnects for VLSI applications. In *IEEE International Conference on Computer-Aided Design (ICCAD)*, pages 383–390, Nov. 2005.

[339] F. Steenhof, H. Duque, B. Nilsson, K. Goossens, and R. P. Llopis. Networks on chips for high-end consumer-electronics TV system architectures. In *Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)*, Mar. 2006.

[340] S. Stuijk, T. Basten, B. Mesman, and M. C. W. Geilen. Predictable embedding of large data structures in multiprocessor networks-on-chip. In *Proceedings of Digital System Design, 8th Euromicro Conference (DSD'05)*, pages 388–395, 2005.

[341] S. Stuijk, A. H. Ghamarian, T. Basten, M. C. W. Geilen, and B. D. Theelen. Time-constrained energy-aware routing and scheduling of network-on-chip communication. Technical Report ESR-2005-08, Eindhoven University of Technology, Department of Electrical Engineering, June 2005.

[342] Y.-R. Sun. Simulation and performance evaluation for networks on chip. Master's thesis, Department of Microelectronics and Information Technology, Royal Institute of Technology, Stockholm, Sweden, Dec. 2001. ELE/IMIT/2001-17.

[343] Y.-R. Sun, S. Kumar, and A. Jantsch. Simulation and evaluation of a network on chip architecture using ns-2. In *Proceedings of the IEEE NorChip Conference*, Nov. 2002.

[344] C. Svensson. Optimum Voltage Swing on On-Chip and Off-Chip Interconnect. *IEEE Journal of Solid-State Circuits*, 36(7):1108–1112, July 2001.

[345] Y. Tamir and G. L. Frasier. Dynamically-Allocated Multi-Queue BUffers for VLSI Communication Switches. In *IEEE Transactions on Computer*, volume 6, pages 725–737, June 1996.

[346] M. B. Taylor et al. Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams. In *The 31st Annual International Symposium on Computer Architecture (ISCA-31)*, Munich, Germany, June 2004.

[347] T. N. Theis. The future of interconnection technology. *IBM Journal of Research and Development*, 44(3):379–390, May 2000.

[348] R. Thid. A network on chip simulator. Master's thesis, Department of Microelectronics and Information Technology, Royal Institute of Technology, IMIT/LECS 2002-17, Aug. 2002.

[349] R. Thid. Network on chip simulation using SystemC. In *Proc. of Swedish System-on-Chip Conference, SSoCC'03*, Eskilstuna, Sweden, Mar. 2003.

[350] R. Thid and M. Millberg. A simulator for on-chip-networks. In *Proc. of Swedish System-on-Chip Conference, SSoCC'02*, Falkenberg, Sweden, Mar. 2002.

[351] R. Thid, M. Millberg, and A. Jantsch. Evaluating NoC communication backbones with simulation. In *Proceedings of the IEEE NorChip Conference*, Nov. 2003.

[352] B. Thormann. Modeling of dynamic resource allocation in a network on chip. Master's thesis, School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden, June 2005.

[353] D. S. Tortosa and J. Nurmi. VHDL-based Simulation Environment for Proteo NoC. In *Proc. 7th Annual IEEE Intl. Workshop on High Level Design Validation and Test (HLDVT'02)*, pages 1–6, 2002.

[354] D. S. Tortosa and J. Nurmi. Arbitration and routing schemes for on-chip packet networks. In J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, editors, *Interconnect-Centric Design for Advanced SoC and NoC*, pages 253–282. Kluwer Academic Publishers, 2004.

[355] D. S. Tortosa and J. Nurmi. Packet scheduling configuration in Proteo network-on-chip. In *Proc. International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP)*, Newcastle, UK, 2004.

[356] D. S. Tortosa and J. Nurmi. Packet scheduling for proteo network-on-chip. In *Proc. International Conference on Parallel and Distributed Computing and Networks (PDCN'04)*, Innsbruck, Austria, 2004.

[357] D. S. Tortosa and J. Nurmi. Topology design for global link optimization for application specific network-on-chip. In *Proc. International Symposium on System-on-Chip SoC2004*, pages 135–138, Tampere, Finland, 2004.

[358] D. S. Tortosa and J. Nurmi. System monitoring and reconfiguration in Proteo NoC. In *Proc. Reconfigurable Communication-Centric SoCs (ReCoSoC 2005)*, pages 99–104, Montpellier, France, 2005.

[359] X.-T. Tran, J. Durupt, F. Bertrand, V. Beroulle, and C. Robach. A DFT architecture for asynchronous networks-on-chip. In *Proc. of the 11th IEEE European Test Symposium (ETS'06)*, pages 219–224, Southampton, UK, 2006.

[360] X.-T. Tran, J. Durupt, F. Bertrand, V. Beroulle, and C. Robach. How to implement an asynchronous test wrapper for network-on-chip nodes. In *The 12th IEEE European Test Symposium (ETS 2007)*, Freiburg, Germany, May 2007.

[361] Y.-F. Tsai, V. Narayaynan, Y. Xie, and M. J. Irwin. Leakage-aware interconnect for on-chip network. In *Proc. of the Design, Automation and Test in Europe Conference (DATE)*, 2005.

[362] G. Varatkar and R. Marculescu. Traffic Analysis for On-Chip Networks Design of Multimedia Applications. In *Proc. of the 39th Design Automation Conference*, June 2002.

[363] P. Vellanki, N. Banerjee, and K. Chatha. Quality-of-Service and Error Control Techniques for Network-on-Chip Architectures. In *Proceedings of the Great Lakes Symposium on VLSI*, 2004.

[364] B. Vermeulen, J. Dielissen, K. Goossens, and C. Ciordas. Bringing communication networks on chip: Test and verification implications. *IEEE Communications Magazine*, 41(9):74–81, Sept. 2003. Guest editors: Dimitris Gizopoulos and Rob Aitken.

[365] A. Vitkovski, R. Haukilahti, A. Jantsch, and E. Nilsson. Low-power and error coding for network-on-chip traffic. In *Proceedings of the IEEE NorChip Conference*, Nov. 2004.

[366] A. Vitkowski. A study on power consumption in the nostrum communication network. Master's thesis, Institute of Microelectronics and Information Technology, Royal Institute of Technology (KTH), Stockholm, Sweden, Apr. 2004.

[367] I. Walter, I. Cidon, R. Ginosar, and A. Kolodny. Access regulation to hot-modules in wormhole NoCs. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[368] I. Walter, I. Cidon, and A. Kolodny. BENoC - A Bus-Enhanced Network on-Chip for a Power Efficient CMP. *IEEE Computer Architecture Letters*, 7(1), 2008.

[369] H. Wang, L.-S. Peh, and S. Malik. A technology-aware and energy-oriented topology exploration for on-chip networks. In *Proc. of the Design, Automation and Test in Europe Conference (DATE)*, 2005.

[370] H. Wang, X. Zhu, L.-S. Peh, and S. Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In *ACM/IEEE MICRO*, Nov. 2002.

[371] H.-S. Wang, L.-S. Peh, and S. Malik. Power-Driven Design of Router Microarchitectures in On-Chip Networks. In *Proceedings of the 36th MICRO*, Nov. 2003.

[372] X. Wang, T. Ahonen, and J. Nurmi. A synthesizable RTL design of asynchronous FIFO. In *Proc. International Symposium on System-on-Chip SoC2004*, pages 123–128, Tampere, Finland, 2004.

[373] X. Wang, D. S. Tortosa, T. Ahonen, and J. Nurmi. Asynchronous network node design for network-on-chip. In *Proc. International Symposium on Signals Circuits and Systems (ISSCS)*, Iasi, Romania, 2005.

[374] P. Wielage and K. Goossens. Networks on silicon: Blessing or nightmare? In *Euromicro Symposium On Digital System Design*, Dortmund, Germany, Sept. 2002. Keynote speech.

[375] D. Wingard. Micronetwork-based integration for SOCs. In *Proceedings of Design Automation Conference (DAC)*, 2001.

[376] P. T. Wolkotte, P. K. F. Holzenspies, and G. J. M. Smit. Fast, accurate and detailed NoC simulations. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[377] P. T. Wolkotte, G. J. M. Smit, and J. E. Becker. Energy-efficient noC for best-effort communication. In T. Rissa, S. Wilton, and P. Leong, editors, *Proceedings of the 15th International Conference on Field Programmable Logic and Applications 2005 (FPL 2005), Tampere, Finland*, pages 197–202. IEEE Circuits and Systems Society, Aug. 2005.

[378] P. T. Wolkotte, G. J. M. Smit, N. K. Kavaldjiev, J. E. Becker, and J. Becker. Energy model of networks-on-chip and a bus. In J. Nurmi, J. Takala, and T. D. Hamalainen, editors, *Proc. of the Intl. Symp. on System-on-Chip (SoC 2005)*, pages 82–85. IEEE, Nov. 2005.

[379] P. T. Wolkotte, G. J. M. Smit, G. K. Rauwerda, and L. T. Smit. An energy-efficient reconfigurable circuit switched network-on-chip. In *Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - 12th Reconfigurable Architecture Workshop (RAW 2005), Denver, Colorado, USA*, page 155. IEEE Computer Society, Apr. 2005.

[380] F. Worm, P. Ienne, P. Thiran, and G. De Micheli. An Adaptive Low-Power Transmission Scheme for On-Chip Networks. In *Proceedings of The 15th International Symposium on System Synthesis*, pages 92–100, 2002.

[381] F. Worm, P. Ienne, P. Thiran, and G. D. Micheli. A Robust Self-calibrating Transmission Scheme for On-Chip Networks. *IEEE Transactions on VLSI*, 13(1):126–139, 2005.

[382] X. Wu, T. Ragheb, Y. Massoud, and A. Aziz. Implementing DSP algorithms with on-chip networks. In *Proc. of the ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS)*, May 2007.

[383] J. Xu and W. Wolf. Wave pipelining for application-specific networks-on-chips. In *Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES)*, pages 198–201, 2002.

[384] J. Xu and W. Wolf. A Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips. In *The 11th Symposium On High Performance Interconnects*, page 10, Aug. 2003.

[385] J. Xu, W. Wolf, J. Henkel, S. T. Chakradhar, and T. Lv. A case study in networks-on-chip design for embedded video. In *Design, Automation and Test in Europe Conference and Exposition (DATE 2004)*, pages 770–777, 2004.

[386] A. Yakovlev, A. Koelmans, and L. Lavagno. High level modelling and design of asynchronous interface logic. *IEEE Design and Test of Computers*, 12(1), 1995.

[387] A. Yakovlev, V. Varshavsky, V. Marakhovsky, and A. Semenov. Designing an asynchronous pipeline token ring interface. In *Proc. of 2nd Working Conference on Asynchronous Design Methodologies*, pages 32–41, London, May 1995. IEEE Comp. Society Press.

[388] M. Yang, T. Li, Y. Jiang, and Y. Yang. Fault-tolerant routing schemes in RDT(2,2,1)/alpha-based interconnection network for networks-on-chip design. In *Proc. of the 8th Intl. Symp. on Parallel Architectures, Algorithms and Networks (ISPAN)*, 2005.

[389] T. T. Ye, L. Benini, and G. D. Micheli. Analysis of power consumption on switch fabrics in network routers. In *Proceedings. 39th Design Automation Conference*, pages 524–529, 2002.

[390] T. T. Ye, L. Benini, and G. D. Micheli. Packetized On-Chip Interconnect Communication Analysis for MPSoC. In *Proc. Design Automation and Test in Europe*, pages 344–349, 2003.

[391] B. Yin. Design and implementation of a wormhole router supporting multicast for networks on chips. Master's thesis, Institute of Microelectronics and Information Technology, Royal Institute of Technology (KTH), 2005.

[392] C. Ykman-Couvreur, E. Brockmeyer, V. Nollet, T. Marescaux, F. Catthoor, and H. Corporaal. Design-time application exploration for MP-SoC customized run-time management. In *Proceedings of the International Symposium on System-on-Chip*, pages 66–73, Tampere, Finland, Nov. 2005.

[393] C. Ykman-Couvreur, V. Nollet, F. Catthoor, and H. Corporaal. Fast multi-dimension multi-choice knapsack heuristic for MP-SoC run-time management. pages 195–198, Tampere, Finland, Nov. 2006.

[394] C. Ykman-Couvreur, V. Nollet, T. Marescaux, E. Brockmeyer, F. Catthoor, and H. Corporaal. Pareto-based application specification for MP-SoC customized run-time management. In *Proceedings of the International Conference on Embedded Computer Systems: Architectures, MOdeling, and Simulation (SAMOS)*, pages 78–84, Samos, Greece, July 2006.

[395] J. You, Y. Xu, H. Han, and K. S. Stevens. Performance evaluation of elastic GALS interfaces and network fabric. In *Electronic Notes in Theoretical Computer Science, 200(1)*, pages 17–32. Elsevier, Feb. 2008.

[396] Z. Yu, M. Meeuwsen, R. Apperson, O. Sattari, M. Lai, J. Webb, E. Work, T. Mohsenin, M. Singh, and B. M. Baas. An asynchronous array of simple processors for DSP applications. In *IEEE International Solid-State Circuits Conference, (ISSCC '06)*, Feb. 2006.

[397] H. Zhang, M. Wan, V. George, and J. Rabaey. Interconnect Architecture Exploration for Low-Energy Reconfigurable Single-Chip DSPs. In *Proceedings of the WVLSI*, Apr. 1999.

[398] Y. Zhang, T. Jeong, F. Chen, R. Nitzsche, and G. R. Gao. A study of the on-chip interconnection network for the IBM Cyclops64 multi-core architecture. In *Proc. of IEEE Intl. Parallel and Distributed Processing Symposium*, Rhodes Island, Greece, Apr. 2006.

[399] M. Zhong. Evaluation of deflection-routed on-chip networks. Master's thesis, School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden, Aug. 2005.

[400] H. Zimmer. Fault modelling and error-control coding in a network-on-chip. Master's thesis, Laboratory of Electronics and Computer Systems, Royal Institute of Technology (KTH), IMIT/LECS 2002-26, Stockholm, 2002.

[401] H. Zimmer and A. Jantsch. A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip. In *Proceedings of the CODES-ISSS Conference*, Oct. 2003.

[402] H. Zimmer and A. Jantsch. Error-tolerant interconnect schemes. In J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, editors, *Interconnect-Centric Design for Advanced SoCs and NoCs*, chapter 6. Kluwer Academic Publisher, Apr. 2004.