


The Project : An Open Platform

- SuperH Compatible Open Chip Platform & DSPs
 - Why these choices, and why now?
- Open Chip Designs, Open Hardware
- Open Software Platform
- Community
 - www.NoMMU.org www.OPF.org www.uClinux.org
- Silicon, Hardware, Signal Processing, OS & Software
 - IoT Platform


Community Design & License

- OPF Certifies FPGA and ASIC. Validation Vectors.
- Professional Support from Multiple Service Providers Distributed Globally
- Liberal License Terms: BSD and Community HW License




Community Design & License

- OPF Certifies FPGA and ASIC. Validation Vectors.
- Professional Support from Multiple Service Providers Distributed Globally
- Liberal License Terms: BSD and Community HW License




Community Design & License

- OPF Certifies FPGA and ASIC. Validation Vectors.
- Professional Support from Multiple Service Providers Distributed Globally
- Liberal License Terms: BSD and Community HW License




J Series Computation Core Cluster Roadmap

Unit: Arithmetic Operations per Second




J Series Computation Core Cluster Roadmap

Unit: Arithmetic Operations per Second




Multiprocessor data coherency



D-cache hardware-based snooping

18/36b S-Core DSP

- Development in Progress (Target Completion: June 2015)



DSP ISA and Code Map

35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0																																				
ALU & MAC																MAC																					
CAX Xin																Xa=X1(w/Mask & Bit Rev.)																					
NOP																Xa=X14 (for STX/LDX if DA is empty)																					
STX Dd																@Xa = Xd(Xa -> DA[rp,wp]*) *use DA																					
LDX Xd																Xd = Xd(Xa -> DA[wp]*) *in some cases																					
LSWX																LP = ~LP (for two set case)																					
NOP																																					
reserved																																					
CAY Yin																Ya=Yi(w/Mask & Bit Rev.)																					
NOP																Ya=Y14																					
STY Xy																@Ya = Yd(Ya -> DA[rp,wp]*)																					
LDY Xy																Yd = @Ya(Ya -> DA[wp]*)																					
LSWY																LP = ~LP (for two set case)																					
NOP																																					
reserved																																					
ADD Ax,Ay,Az																Ax:X0,2/Y0,2/AB-3, Ay:X1,3/Y1,3/M0-3, Az:all (C,Az)= Ax + Ay																					
SUB Ax,Ay,Az																Ax:X0,2/Y0,2/AB-3, Ay:X1,3/Y1,3/M0-3, Az:all (C,Az)= Ax - Ay																					
LD Ax,Ay,Az																Ax:X0,2/Y0,2/AB-3, Ay:A2-3, Az:all (C,Az)= Ax + Ay																					
SUB Ax,Ay,Az																Ax:X0,2/Y0,2/AB-3, Ay:A2-3, Az:all (C,Az)= Ax - Ay																					
ADD Ax,Ay,Az																Ax:M0-1, Ay:X1,3/Y1,3/M0-3, Az:all (C,Az)= Ax + Ay																					
SUB Ax,Ay,Az																Ax:M0-1, Ay:X1,3/Y1,3/M0-3, Az:all (C,Az)= Ax - Ay																					
ADC Ax,Ay,Az																Ax:X2/Y2/AB,2, Ay:X3/Y3/M1,3, Az:A1,3,5,7 (C,Az)= Ax + Ay + C																					
SBC Ax,Ay,Az																Ax:X2/Y2/AB,2, Ay:X3/Y3/M1,3, Az:A1,3,5,7 (C,Az)= Ax - Ay + C																					
ADC Ax,Ay,Az																Ax:M1, Ay:X3/Y3/M1,3, Az:A1,3,5,7 (C,Az)= Ax + Ay + C																					
SBC Ax,Ay,Az																Ax:M1, Ay:X3/Y3/M1,3, Az:A1,3,5,7 (C,Az)= Ax - Ay + C																					
ATN Ay,Az																Ax:M1, Ay:X3/Y3/M1,3, Az:A1,3,5,7 (C,Az)= Ax + Ay + C																					
SCN0 Ax,Ay,A4																Ax:X0,2/Y0,2, Ay:X3/Y3/M1,3, Az:A1,3,5,7 (C,Az)= Ax + Ay + C																					
SCN1 Ay,A4																Ax:X0,2/Y0,2, Ay:X3/Y3/M1,3, Az:A1,3,5,7 (C,Az)= Ax - Ay + C																					
LSMX #n																LP = n (Switch to n-th LOOP control set)																					
NOP																																					
reserved																																					
MAD Mx,My,Mz																Mx:X0-1/Y0-1/A4-7, My:X2-3/Y2-3/M4-7, Mz:all																					
MSB Mx,My,Mz																Mx:X0-1/Y0-1/A4-7, My:X2-3/Y2-3/M4-7, Mz:all																					
MUL Mx,My,Mz																Mx:X0-1/Y0-1/A4-7, My:X2-3/Y2-3/M4-7, Mz:all																					
MAD Mx,Mz																Mx:X0-1/Y0-1/A4-7, My:X2-3/Y2-3/M4-7, Mz:all																					
MAD My,Mz																Mx:X0-1/Y0-1/A4-7, My:X2-3/Y2-3/M4-7, Mz:all																					
MSB Mx,Mz																Mx:X0-1/Y0-1/A4-7, My:X2-3/Y2-3/M4-7, Mz:all																					
MSB My,Mz																Mx:X0-1/Y0-1/A4-7, My:X2-3/Y2-3/M4-7, Mz:all																					
MUL Mx,Mz																Mx:X0-1/Y0-1/A4-7, My:X2-3/Y2-3/M4-7, Mz:all																					
MUL My,Mz																Mx:X0-1/Y0-1/A4-7, My:X2-3/Y2-3/M4-7, Mz:all																					
MULD Mx,My,Mz																Mx:X01/Y01/A45,67, My:X23/Y23/M45,67, Mz:M0123,4567																					
MULD Mx,Mz																Mx:X01/Y01/A45,67, My:X23/Y23/M45,67, Mz:M0123,4567																					
MULD My,Mz																Mx:X01/Y01/A45,67, My:X23/Y23/M45,67, Mz:M0123,4567																					
(2nd step)																																					
(3rd step)																																					
(4th step)																																					
(5th step)																																					
LSWY #n																LP = n (Switch to n-th LOOP control set)																					
NOP																																					

J / S Core On-Chip Computational Clusters

- J2 : RISC (Prototype SoC in FPGA, Customer Projects)
- J2+: RISC SMP + DSP Array (Product SoC in Progress, 152nm silicon process)
- J4 : RISC SMP + N-Dimensional SIMD Array (Under Planning)


RISC SMP



RISC SMP

+


DSP Array



RISC SMP

+


N-Dimensional SIMD Array




J / S Core On-Chip Computational Clusters

- J2 : RISC (Prototype SoC in FPGA, Customer Projects)
- J2+: RISC SMP + DSP Array (Product SoC in Progress, 152nm silicon process)
- J4 : RISC SMP + N-Dimensional SIMD Array (Under Planning)


RISC SMP



RISC SMP
+
DSP Array



RISC SMP
+
N-Dimensional SIMD Array



IoT devices are all about multiple Real World Signals...




Signals, Silicon, Software ... and Network

Hardware Development Environment

- Simulation & Synthesis
 - GHDL (open VHDL sim)
 - Xilinx ISE (Spartan FPGA)
 - Cadence ASIC toolflow
 - JTAG w/GDB proxy
- FPGA
 - Low Cost Dev Boards
 - System on Module
 - Multiple Vendors
 - Open FPGA Board design
 - (mid 2015)
- ASIC
 - Silicon Proven (2015)
 - Cadence flow, TSMC
 - Low Die Area
 - J2 0.45mm² in 0.152nm


RTL Sim->FPGA->ASIC Tool Flow




RTL IP

- Patents:
 - All SH2 patents expired in October, 2014 (RIP)
 - SH4 patents expiring in 2016
- Copyrights:
 - New Canadian Engineers wrote initial RTL.
 - Then Original Hitachi Engineers Validated
- Trade Secret:
 - The Biggest Secret is there is no Secret.
- Contracts:
 - Don't Apply
- Trademarks
 - This is not an SH, but J series is instruction set compatible

J2+ SoC with 16DSPs and Energy Hardware Measurement Accelerators




J2+ SoC with 16DSPs and Energy Hardware Measurement Accelerators



Application : A Measurement & Communications Core Platform for Power Grid Devices



SEI Smart Grid Sensor



Timing – Measurement – Computation – Communication – Control

Software

What Does Software Stack Look Like?

Standard Linux Environment


- Toolchains
 - GCC
 - BinUtils
 - ELF2FLT
 - GDB
- Kernel
 - CPU Specific Patches
 - Board Support
 - Memory, Interrupt Ctrl
 - Drivers (Serial, Eth, SD)
- Userspace
 - uClibc (Moving to MUSL)
 - Toybox + uClinux Dist
 - Initramfs (SD for Config)

Demo

J2 / S2 Evaluation Boards

- **FPGA Development System**

- VHDL on ISE® Design Suite
- Xilinx AES-S6MB-LX6-G Spartan FPGA LX9 Micro Board (LX25)
- 62.5MHz



- **CPU (~45K Gates per Core)**

- 5 Stage RISC pipeline
- Full Harvard (separate I and D)
- 2 Processor SMP Configuration

- **DSP Array**

- 4 Operation SIMD DSP
- P / X / Y Memories
- e.g. 16 DSPs on a Single SoC

- **Memory Subsystem**



- 16b LPDDR @200MHz: PLL off mode, low EMI
- On Chip Boot ROM
- 0 wait state scratch pad SRAM (64KB)

- **Full chip RTL / C co-simulation**

- JTAG Co-simulation and Debug

- **Off-Chip Local Bus Access**

- 8B/10B High Speed Serial LVDS Bus
- 4 pins : 12.5 or 25MByte/sec
- Interrupts and exceptions also on the same bus
- Framed protocol, simple (with example)
- Purpose: Allow test chip to be used w/FPGA
- Prototyping with FPGA of full speed peripherals
- Highly flexible, low technical barrier for RTL design
- Both bus master and slave



New Resource Sites (mid 2015)

- www.NoMMU.org
 - Development HOWTO
 - Platform information
 - Cortex-M, Armv7-j, J2, coldfire, blackfin...
 - Application development
 - Fixed stack, fork vs vfork, elf vs binflat/fdpic, memory fragmentation,
 - Toolchains and test environments
 - System development
 - Existing Linux root filesystem packages
 - QEMU coldfire emulation test platform for package dev
 - Education
 - Tutorials, mailing list
 - Upstream staging
 - Kernel, llvm, musl
 - Buildroot, openembedded

New Resource Sites (mid 2015)

- www.0pf.org
 - VHDL
 - Git repository with full history, under BSD license
 - J2 processor, S1 DSP, SOC with peripherals, makefiles
 - Bitstreams
 - Release binaries built from VHDL for lx9, lx25, and lx45
 - Lx9 entry level FPGA board, <\$100 but only space for basic J2
 - Lx25 midrange, space for icache/dcache and ethernet
 - Lx45 space for multiple DSPs
 - Documentation
 - Toolchain install, VHDL howto, community mailing list