Engineering for systems using large scale integration

by C. F. O'DONNELL

North American Rockwell Corporation Anaheim, California

INTRODUCTION

Our experience in designing and producing over 100 different MOS large scale arrays (LSA's) for a variety of systems and customers has led to a number of changes in our pattern of engineering operations. We have found that the major increase in device complexity called for in LSA's requires extensive use of design aids for acceptable development schedules and costs. In turn, the generation and use of these design aids tie device designers and the logic/system designer closely together.

These design aids include the software required for checking logic, for device layout, for the generation of device and system test programs and, in combination with suitable hardware, for device mask generation.

This paper concentrates on the status of interaction between device and logic/system designers and design aids but does include probable short term trends in the evolution of engineering in the LSI area.

To illustrate the capabilities of todays' technology, we describe the Autonetics D200 computer which is built using MOS LSA's. Included in this discussion are the tradeoffs leading to its design, its characteristics and organization, and finally some details of the LSA's used in building it.

Criteria for design

To keep this talk confined to a reasonable time, I will cover only the engineering of digital systems using MOS devices in Large Scale Arrays (LSA's). As can be seen from Figure 1, in my view the change in engineering interaction as we progressed from discrete components through integrated circuits (IC's) to LSA's have been evolutionary rather than revolutionary. There has been more of a change of emphasis on interaction between engineering functions rather than the formation of completely new groups, an adaptive response of engineering to changes in the characteristics of the devices used.

The change from discrete components to integrated circuits, for example, forced logic designers to become involved in the hardware task of board layout. Board interconnection minimization became an essential ingredient of logic partitioning. With board element counts shifting from hundreds to thousands, without new logic design criteria off-board lead requirements easily outstripped physically feasible numbers of connector contacts.

With low-cost IC's available the ability to eliminate every possible resistor, diode or transistor was no longer the most significant criterion in evaluating the efficiency of a logic designer. The ability to partition logic so relatively few expensive interconnections between boards would be required had become dominant.

While LSA's provide low-cost elements, they do intensify other system development problems. One of LSA's weakest points lies in the difficulty of insuring that the first design works, and the expense and schedule slips involved in correcting design deficiencies are minimized. With discrete components, a few overstressed parts could readily be replaced with little impact on system cost or schedules. Even with integrated circuits, jumpering of connections and replacement of one standard packaged unit with another enabled the engineer to take care of the majority of his problems. When an LSA logic design error or local overstress condition occurs, then design corrections must be made, mask sets changed and a new production run of the device made before the system can be checked out.

The increased impact on system costs of logic



FIGURE 1—Engineering interaction, digital system design and development

errors has involved the logic designer more directly in device engineering. He has far greater impact on the device supplier than was the case in discrete component days. Each time the device supplier has moved more deeply into system fabrication he has lost some of his flexibility. With IC's he was free to design the circuit details as he saw fit provided specified operating characteristics of the device were met. However, his sales depended heavily on whether logic designers decided to use RTL, DTL or TTL circuits in their designs and the range of fan-in and fan-out ratios they required and other obvious choices. With LSA's an additional degree of flexibility has been lost. In many cases the device becomes such a specialized subsystem that it must be tailored to the needs of an individual system manufacturer.

Critéria for user

While there are problems, the incentive of producing low cost, complex electronic systems built with LSA's is sufficiently high to justify a major expenditure of engineering effort to overcome these problems. To make this objective of low cost systems feasible, the engineering system for design and development must be set up to cope with these characteristics of LSA design which differ from discrete component and IC design. LSA's are not available from manufacturers as off-the-shelf items with the exception of a few standard functions such as shift registers. Seldom is it possible to work around a missing subsystem, which is really what a LSA is. Therefore, these devices when used can become system schedule limiting factors and major contributors to system expense. As an LSA is a subsystem, it represents a higher percentage of total system cost than previous electronic devices. Consequently, errors in original cost estimates can have greater impact on program profits than was the case for previous devices. Certainly high efficiency is called for in the system both for engineering design and development and in production.

These factors all point to the need for engineering excellence in design and accuracy in carrying engineering intent thru into hardware. Both points call for design aids and computer programs to do the detail drugery with high accuracy, and computer controlled precision equipment for tasks such as mask generation and device assembly.

This leads to the engineering configuration shown in Figure 1-C, where the circuit design function has been largely absorbed by device engineering and logic design. The growth of logic design function has been due to its direct involvement in LSA device design and its role in developing many of the design aids used by the remaining engineering functional groups.

This intensification of interaction between device supplier and user is not without its own set of problems. Their nature can be understood by examining what happened when multilayer boards were developed for IC interconnection. These boards were both more compact and uniform than the combination of two-sided printed circuit boards and cabling they replaced. What cross talk, capacitive loading and lead resistance there was remained reasonably uniform from board to board and system checkout yield improved. However, a defective board was a complex problem.

Locating and fixing board errors particularly in internal layer interconnection routings was difficult, time consuming and costly. Because this was done in the system manufacturer's shop, surface jumper connections and other quick fix techniques could be used to avoid severe schedule penalties with their accompanying dollar costs.

In the case of a LSA however such quick fix techniques are not feasible. Furthermore, their turn around time includes the time lag in reaching



agreement with the device supplier on both the nature of the problem and the fix. It may involve additional problems, such as competing priority projects in that supplier's shop. As a result, some system suppliers have felt it necessary to develop the engineering capability in-house for LSA production. Others have developed a design capability, but propose to use established semiconductor manufacturers for device production. It is still too early to say how the LSA supplier-user interface will stablize, but it is certain that over the next few years a number of problems in this area must be worked out.

Device design cycle

Leaving the supplier-user interface problem for the moment, consider where design aids could be most profitably employed in the device design cycle. The areas of Logic Design and Device Layout show up in Figure 2 as taking half or more of the total cycle time, so must be considered prime areas for design aids. As these aids have a major impact on the skills required of device design engineers, it is worth reviewing them in some detail.

The uses of logic simulation during the early logic design phase are well known, even from discrete component days. It was necessary to write new programs for MOS 4-phase logic. While this technique dramatically reduces circuitry power requirements from dc or 2-phase designs, it does provide a fascinating problem for the logic designer. The lefthand side of Figure 3 shows the logic equations set down in format suitable for entry into the computer. The righthand side shows the situation at the nodes designated at the

FIGURE 3-MOS logic simulation program

							1				
			ļ.	0000 0000 00			0010 311		0000	0000	0000
*1301B	INPUTS ART BRT RRT EA EB DMS A28 828 R28 DB DK1 DK2 8128 C1080		AZB	1111 1111 00	00 00000 0		0000 000	0 0000	0000	0000	0000
*	C1180, T128, SYNC		A28D	1111 000C CC	00 0000 C	0000 200	C000 000	0 0000	0000	0000	0000
#1301B	UNIPUIS ELD ELI ELZ EL3 EL4 ELS EL6 EL7 ELB	. 1801	AC18	600C 0C00 C1	10 0101 C	1CC 1000	0111 001	0 0001	0000	1001	1000
8018	= BRT	+ 1802	ALL	0000 0000 CC		010 0000	0011 100	1 0000	1000	0100	1100
RD18	= RRT	• 1803	ART16	1010 0100 00	11 1001 0	DOC 1000	0100 110	0 0000	0000	0011	0010
DS18	= A2B (AD1B + EA) + B2B (BD18 + EB)	* 1804 1	ART32	0000 1000 01	00 1100 0	000 0000	0011 001	0 1010	0100	0011	1001
	+ R28 (RD18 CO1P- + DMS CC1P)	* 1804 Z	80228	0001 0101 00	00 1100 1	000 0100	1101 101	0 0110	0001	1100	0100
D618	= DSID / (DBID BI2D-)	* 1805	8028	0001 0001 00		001 0001	0001 000	0 0001	0001	0001	0001
D218	= D418	* 1807	8228	0100 0100 01	00 0100 0	100 0100	0100 010	0 0100	0100	0100	0100
DIIB	= D218	* 1808	82328	OCOC 0101 C1	00 0011 0	010 0001	0011 011	0 1001	1000	0111	0001
ZERO	- C1080 + ZERO US18-	* 1809	62B	000C 0000 CC	00 0000 0	000 200	0000 000	0 0000	0000	0000	0000
ESIB	- CIIBI (USIB + ZERU) + ESIB CIIBI-	* 1810	828D	0000 0000 CC	00 0000 0	00C 0000	0000 000	0 0000	0000	0000	0000
E818	= DS18 C10D + E118 C10D-	+ 1812	828	0011 0001 00		110 0010	0000 101	0 1000	0110	0100	0010
C100	= C1086 + C1CD C1180-	* 1813	BC1B	0000 0000 10	01 1000 0	111 0001	0000 010	1 0100	0011	0010	0001
E418	= E818	* 1814	BD28	000C 0000 10	G I 1000 O	111 0001	0000 010	1 0100	0011	0010	0001
E218	* E418	* 1815	BRT	1000 0000 01	06 1100 C	011 1000	1000 001	0 1010	0001	1001	0000
CF	= 1210 = (1128 / F118)= (ff + 8128)	* 1817	BRIID HRT32	1010 0001 10		010 0001	01001 000	0 1000	10000	1000	0010
DC81B	= DK1 DK2 C10D + DC118 / DCK	* 1818	COLP	0000 0000 00	00 0000 0	000 0000	0000 000	0 0000	0000	0011	1111
DC41B	= DC818	* 1819	C1080	000C 0001 CC	00 0000 0	000 0000	0000 000	0 0000	0000	0000	0000
DC218	= DC418	1820	C10D	0001 1110 00	00 0C00 C	000 000	C000 000	0 0000	0000	0000	0000
DCITE	* C1080 (DK1 / DK2) + DCK (CK2 / DC118)-	* 1821	C1180	0001 0000 00	00 0000 0	000 0000	0000 000	0 0000	0000	0000	0000
DINH	= 828 CO1P (T128 B128)- (DB + CDC)- B128 + DINH (CDC B128)-	* 1823	C983	0000 0000 10			0000 000	0 0000	0000	0000	0000
CDC	= (T128 / DC118)- (CDC + 8128)	* 1824	CDC	0000 0011 11	00 0000 0	100 0000	1100 000	0 0100	0001	1100	0000
COIP	* SYNC + CO1P (T12B B12B)-	* 1825	CE	0000 0001 11	00 0000 0	10C 0000	1100 000	0 0100	0011	1100	0000
EL8	* (C1181 (A28 + 828) (D518 + 2680) + DINHJ+ (D818- + 0218-)	* 1826	0118	0100 0011 11		110 0110	1111 000	1 1011	1010	0100	0011
	+ D818 D118- + D818- D418)	+ 1827 2	0418	1001 0000 11			1011 110	0 0110	1110	1001	0000
ELG	* (C1181 (A28 + 828) (D518 + ZERO) + DINHI- (D218 D118-	* 1828 1	DB1B	0100 1000 C1	11 1011 1	10C 1100	1101 111	0 0011	0111	0100	1000
	+ D418- D118-)	* 1828 2	DB	0000 0000 00	co ooco o	DOC 0000	0000 000	0 0000	0000	0000	0000
EL5	= (C1181 (A28 + 828) (DS18 + ZERO) + DINH)- (D218- D118-	* 1829 1	DC118	1101 1111 11	11 1111 1	111 1111	1111 111	1 1111	1111	1111	1111
FLA	= (C)(R) (A2R + R2R) (OS1R + 7FRO) + D(NH) + (OR1R + 041R +	* 1830 1	00218		$\begin{array}{cccccccccccccccccccccccccccccccccccc$			1 1111	1111	1111	1111
	+ D218 D118-)	* 1830 2	DC818	1011 1011 11			1111 111	1 1111	iiii.	1111	1111
EL3	= (C1181 (A28 + 828) (DS18 + ZERO) + DINH)- (D818 / D118	* 1831 1	DCK	0000 0010 CC	00 000C C	DOC 0000	0000 000	0 0000	0000	0000	0000
		1									
				BIT BY BIT OPERATION							
	LUGIC EQUATIONS				FOR THR	E CLOCK	CYCIES				
						- 01000					
· · · ·			L								



FIGURE 4—Complexity comparison

lefthand column during three clock-cycles of operation.

Other than this modification for multiphase clock operation, our logic programs are very similar to ones which have been in widespread use by computer designers for the past decade. Therefore, I propose to leave this area for that of device layout and mask preparation. Here development has been most rapid over the past few years.

Device layout

As IC technology is well developed, why should the change from IC's to LSA's pose such a problem in device layout? The answer is shown strikingly in Figure 4. The increase in device complexity from IC to LSA is so great that problems become different in kind rather than simply different in magnitude. Generating and checking a mask set for the production of 30 element dual quad-NAND gate IC of Figure 4-a is inadequate preparation for checking mask sets for 600 to 6000 element LSA's. The complete +- arithemetic unit in Figure 4-b is a challenge to a designer. Perhaps even more daunting is the example of the latter shown in Figure 5, a 1000 bit shift register employing over 6200 active elements.

An engineer using his detailed knowledge of the dual nand gate bipolar circuit of Figure 4-a could with care verify the completeness of each mask and registration from mask to mask. When he must check for the possible omission of one of several thousand p region windows or of a similar number of interconnections, he faces an impossible task. With care, he can catch all but 1% or so of the errors, but when the points to be checked number in the thousands the resultant possible number



FIGURE 5-Large scale MOS array

of defects is completely unacceptable. This increase in complexity then cannot be coped with by simply being more careful. The engineer is forced to become more heavily dependent on computer programs and other hardware aids for both checking and indeed for the original device design.

The process steps required to do the layout and produce a mask set are shown in Figure 6. The top row shows the manual operations required to produce a device mask set, given the logic equations to be mechanized. In our experience approximately 1100 manhours were required to complete the operations shown for small to medium sized arrays using custom design. For one reason or another attempts have been made from time to time to use this technique to produce masks for truly large arrays in the range of 800 to 1000 elements. These attempts could not be called successful.



EIGURE 6-MOS-FFT LSA computer-aided design system

To increase the probability of successful device designs we wrote a series of programs for the engineer to use as aids in doing his original device layout. For 4-phase custom circuitry, we decided that a completely automatic layout program would not be a cost-effective first step.

For the present, dropping to the second line of the flow diagram of Figure 6, we have two programs which act as engineering design aids—the P-ORDER and the M-ORDER programs. The logic equations to be incorporated on the chip are written out in equation form, encoded and used as inputs for these programs. The output of the P-ORDER program is a list of logic equations ordered so as to minimize the total length of interconnecting metal and the number of crossovers. The p regions, each of which represents an equation to be mechanized, appear in sequence so common terms are grouped together. As these terms are connected by metal lines, this grouping minimizes their length.

The resultant ordered equation set is then fed to the M-ORDER program. This program interleaves the interconnecting metal to minimize total chip area. The P-ORDER program has generally provided a fairly long loosely packed array. The M-ORDER program attempts to square up this array and fill the empty spaces reducing the total p length as well as chip area.

A number of iterative runs are made with these programs. The engineer evaluates the results after the initial 50 or so iterations and intervenes manually to rearrange the sequence of logic terms or their position on the chip whenever it is apparent to him that such a rearrangement will be an improvement. Presently, this requires that a computer printout be delivered to the engineer. The future incorporation of a graphics terminal will let us use the programs in a truly interactive way and so reduce the design process flow time.

The ordered equations are now used in producing a hand drawn composite, like the section shown in Figure 7. This composite is used for encoding the input to the computer programs generating the control tape for the Gerber plotter. The total direct labor hours required for these operations on the average amount to 500 hours. This is a reduction by a factor of 2 from the time required to carry out an all-manual operation. For LSA's of the size we are currently producing these programs make all the difference between a possible and impossible design task.



FIGURE 7-MOS mask generation

The third flow line in Figure 6 shows a different set of design aid programs used for placement and interconnection of standard catalog cells for 2phase logic circuitry. Design direct labor hours are saved by using these standard catalog functions, as much of the detail chip layout has already been done and is available in the computer data bank. Only the placement of these cells and their interconnection remains to be carried out. There is considerable direct labor time saving using this method. On the average we find it to be about half that required for a 4-phase custom layout or approximately 250 hours. In most cases, however, there is a 10-20% penalty paid in chip size for this use. For this reason, the standard cell approach is often used during development in order to reduce schedule time. A custom design layout is then carried out if a sizeable production order follows.

To reduce human errors in physical mask production, a tape controlled automatic plotter is used. To produce the tape, it was necessary to encode, from a hand-drawn composite of the device, each incremental step of the plotter defining the p and m regions. This took up to 300 hours of technician time.

From this listing the input card deck for the MOS input program was prepared. The output of this program was used as input to the MOS-MASK program which prepared the plotter control tape. This tape, a section of which is shown in Figure 7, specifies the reticle to be used at each XY coordinate of the masks. The mask sets are first plotted at $120 \times$ or $60 \times$ final size. Proof prints are then sent to the design engineer for visual check before making the working plates. If the check is satisfactory, then standard procedures for mask set production are followed.

Three hundred hours of technician time was felt to be excessive for encoding the input to the MOS-MASK program. We then took the next step of writing a simplified intermediate program known as DIMPLE. DIMPLE takes end point encoding and translates it into incremental encoding in a form suitable for use as input to the MOS-MASK program. This relatively simple addition reduced encoding time from 300 hours to 100 hours.

One additional feature to be added is a digitizer to replace the manual listing of end point encoding. This will further reduce errors and save schedule time. It is not so much the two to three



FIGURE 8---MOS-LSA mask checks

days of original encoding time we wish to save, but rather the 2-3 weeks involved in making corrections when an error has been discovered only after a device has been all through the production process.

Design checks

Even with this extensive use of design aids, it is still possible to have the occasional error creep into the design. As a result we have developed two additional checks, shown in Figure 8, to run thru before the masks enter the optomask system. One is a straightforward check on the logic mechanization. The output data from the MOS INPUT program is fed to the MOS CHECK program. There it is combined with a card deck giving the identification of each gate in terms of the logic equations mechanized. With these inputs the MOS CHECK program regenerates the logic equations mechanized on the chip and types them out. Presently, this printout is checked manually against the original set of logic equations to determine if errors have been made. The program is being modified to do this logic verification within the computer and print out only the errors.

In addition we use a computer printout, shown on the right-hand side of Figure 9, to determine that the plotter control tape is accurate. Computer printout is compared against the handdrawn composite to be sure that no errors have been made in this translation.

Even if the plotter control tapes are perfect, there is still a possibility that the plotter will malfunction in a way not caught by our monitoring. We have under development an optical encoding equipment which determines the location of all corners on the mask set produced by the plotter. The coordinates of these corners will then be compared with the end point encoding used as entry to the MOS MASK programs as a final check to ensure that the $120 \times$ or $60 \times$ final size original is a faithful translation of the original input to the plotting system. With this implementation we will have the highest confidence of being able to produce working devices functionally correct the first time thru the system.

We still have not exhausted the ways in which design aids can assist in turning out a satisfactory product. Before committing to physical production, the designer needs to know that his device is not only logically correct but that it will operate without errors due to excessive gate loading or noise cross coupling for example. We had previously developed a series of programs for circuit analysis of thin film hybrid circuits and circuits using a combination of integrated circuits and discrete components. The programs exercised the circuits, simulating a variety of stress environments such as temperature extremes, high radiation levels and varying supply voltages.

Capitalizing on this experience we have written a series of programs for the analysis of MOS LSA's. MOS SNAP, for example, is used in doing an overall speed noise analysis. The capacity loading and noise coupling at any given group of nodes in the total nodes set can be determined using this program and supplied as outputs to the engineer for verification of performance.

A separate program called TRAC is used for local speed noise analysis at a restricted group of nodes in the device. Internally, the program forms an indefinite admittance matrix for each node and calculates current and voltage for the equivalent circuit, using an accurate non-linear model for each active MOS element. A representative section of circuitry for analysis, the computer input format and the graphics output to show transient response at a given node, are shown in Figure 10.

The calculations, while straightforward, are far too tedious, error prone and time consuming for an engineer to do by hand with any expectation



FIGURE 9-MOS circuit coding

of useful results. With the TRAC computer program using 200,000 bytes of core memory, with a 2000 FORTRAN statement program, however, significant results can be obtained with only 3 minutes of computer running time for 20 circuit nodes.

Design aids summary

The programs described contribute substantially to device design cost reduction by reducing both the direct labor hours required and the recycles needed due to human errors in the design process. Developing these programs has been expensive and time consuming as you can deduce from the program summary descriptions in Table I, DE-SIGN PROGRAMS FOR CUSTOM MOS-FET 4-PHASE DEVICE. We feel that it has been worthwhile and indeed essential for providing us with an LSA design and development capability.

This paper has been a progress report on a continuing program of design aids development rather than a final description. In addition to the new programs mentioned in this paper as being currently under development, others will be starting in the near future to reduce obvious inefficiencies in our current operation. We continue to attack each area of the design and development process which has either high direct labor content or is schedule limiting. We pay particular attention to those areas in which our experience shows errors are apt to occur which cause devices to fail on their first run thru the design cycle. Our schedule times to produce and modify LSA's are still too long; our initial device design costs are still too high. From our progress to date, I feel that within the next 1-2 years we will have achieved an optimum system, balancing engineering hours on the one hand with the cost of com-

PROGRAM NAME	CORE USED (BYTES)	NO. OVERLAYS	RUNNING (360-65) TIME (MINUTES)	NO. STATEMENTS (PL/1)
'P' ORDER	12 0 K		10 - 15	1250
'M' ORDER	225K	4	20 - 30	2000
MOS INPUT	220K		1/2 - 1	1750
DIMPLE	120K		1 - 2	2500
MOS CHECK	350K	5	10 - 12	2750
MOS SNAP	150K		2 - 4	600
MOS MASK	250K	3	2 - 5	2200
MOS AUTOMASK	300K	4	2 - 5	2750

TABLE I—Computer aided design programs for custom MOS-FET 4-phase devices

puter running time and precision design and development aid equipment on the other to minimize both costs and schedule time.

Trends

I predict that our current trend in engineering organization will continue. Within the next two years I would expect to see most engineering operations making use of LSA's set up as shown in Figure 11. Logic design and system engineering will have coalesced into a single group. Circuit engineering will have been fully absorbed by device engineering. Design aids, both program and equipment, will have equal rank with these engineering functions. Such an organization will minimize time required from system concept to production acceptance.

As for the engineering tools used by the organization, I expect a continuing proliferation of software but I also expect that these programs will remain as design aids rather than becoming a completely automated design program. The intro duction of graphic terminals with time share computers will accelerate and reinforce this trend. As far as the hardware is concerned, in general it will become more rapid, with some electromechanical devices being replaced by electronic systems. In addition, the accuracy of this precision equip ment will increase to allow either greater compac tion of devices, therefore reducing costs by having more chips per wafer, or allowing design rules to be relaxed so greater yields can be obtained on chips of today's size.

As I have already pointed out, I expect the device design costs to be reduced sharply over the next two years as an optimum balance is reached by the engineering and by the software and hardware design and development aids.

Spurred in part by the desire to be able to produce larger and larger chips with all elements working, the industry is increasing its knowledge and control of processes. This plus additional experience and the introduction of automation where desirable will lead to a rapid decrease in production costs over this two-year interval as well. Combination of design and production cost reductions will make LSA's a very formidable competitor indeed in the electronic device field by 1970.

The supplier-user interface for LSA's is difficult to predict at this time. My current feeling is that this interface will be quite flexible and econ-





PROGRAM INPUT

TRANSIENT RESPONSE



FIGURE 11-Engineering organizational trend, digital systems

omy-determined provided processes are reasonably standardized and both suppliers and users develop or acquire the necessary software and hardware design aids. This would allow users to do their initial design, possibly up to mask production, in-house and then obtain competitive bids for device production from the normal suppliers. On the other hand, if the suppliers also have a well developed device design capability then they could simply supply the LSA specifications and logic equations to the supplier and have him do the complete development job as well as production. It is still too early to say if this desirable state of affairs will in fact come about.

While our current system of designing and producing LSA's is not perfect, we have made considerable progress. Mr. Booher, a rare combination of logic designer and system engineer (though if my predictions are correct, we will see more of this in the future) will describe a General Purpose Parallel Computer developed using his MOS-FET 4-phase logic.

BIBLIOGRAPHY

1 RARUTMAN

An algorithm for placement of interconnected elements based on minimum wire length

Proceedings of the Spring Joint Computer Conference 1964 pp 477-491

- 1 HSSCHEFFLER et al Reliability analysis of electronic circuits AD 461303 Defense Documentation Center March 1965
- 3 W HOCHWALD C T KLEINER Digital simulation of nonlinear electro-magnetic circuits IEEE Trans on Magnetics Vol MAG-2 No 3 September 1966 pp 532-529
- 4 Special report on LSI
- Electronics Vol 40 No 4 February 20 1967 pp 123-182
- 5 CTKLEINER E D JOHNSON W D ASHCRAFT A general purpose system of digital computer codes for linear/ nonlinear network and system analysis
- IEEE International Convention Digest March 1967 pp 424-425 6 R S MILES et al
- Design and analysis of electronic circuits Proceedings of the SHARE and ACM Design Automation Workshop June 1967
- 7 Special issue on CAD Proceedings of the IEEE Vol 55 No 11 Nov 1967 8 J RHEA et al
- Special report on LSI Areospace Technology January 29 1968 pp 24-46
- 9 L R McMURRAY et al Transient radiation analysis by computer program TRAC Harry Diamond Laboratories June 1968