Rapidly	Communicating	Cores	Environment
Reduced	Compact	Communication	Environment
Research	Cores	Communication	
Rabble-of	A small li Communicating	brary for ma Cores commu	ny-core
Rock			
Radically	Cool	Rob van der ftware and Serv	
Richly		Cores Ti	m Mattson
Re	Capability		Intel Labs
Ro	Core	Communication	Express

Intel Labs Single-chip Cloud Computer Symposium February 12, 2010




Agenda

 Views of SCC: HW, SW and Platforms
 RCCE: A communication environment for application programmers.
 Benchmarks and Results
 Power management



Top Level Hardware Architecture
6x4 mesh 2 Pentium[™] P54c cores per tile
256KB L2 Cache, 16KB shared MPB per tile
4 iMCs, 16-64 GB total memory



R = router, iMC = integrated Memory Controller, MPB = message passing buffer



Programmer's view of SCC

- 48 x86 cores with the familiar x86 memory model for Private DRAM
- 3 memory spaces, with fast message passing between cores
 (means on/off-chip)



Shared on-chip Message Passing Buffer (8KB/core)

t&s Shared test and set register



SCC Software research goals


- Understand programmability and application scalability of many-core chips.
- Answer question "what can you do with a many-core chip that has (some) shared non-cache-coherent memory?"
- Study usage models and techniques for software controlled power management
- Sample software for other programming model and applications researchers (industry partners, Flame group at UT Austin, UPCRC, YOU ...)

Our research resulted in a light weight, compact, low latency communication library called RCCE (pronounced "Rocky")



SCC Platforms

- Three platforms for SCC and RCCE
 - Functional emulator (on top of OpenMP)
 - SCC board with two "OS Flavors" ... Linux or Baremetal (i.e. no OS)



RCCE supports greatest common denominator between the three platforms

Agenda

- •Views of SCC: HW, SW and Platforms
- •RCCE: A communication environment for application programmers.
 - Benchmarks and Results
 - Power management




High level view of RCCE

- RCCE is a compact, lightweight communication environment.
 - SCC and RCCE were designed together side by side:
 ... a true HW/SW co-design project.
- RCCE is a research vehicle to understand how message passing APIs map onto many core chips.
- RCCE is for experienced parallel programmers willing to work close to the hardware.
- RCCE Execution Model:
 - Static SPMD:
 - > identical UEs created together when a program starts (this is a standard approach familiar to message passing programmers)

UE: Unit of Execution ... a software entity that advances a program counter (e.g. process of thread).





Consequences of MPBT properties:

Message passing buffer memory is special ... of type MPBT

Cached in L1, L2 bypassed. Not coherent between cores

Data cached on read, not write. Single cycle op to invalidate all MPBT in L1 ... Note this is not a flush

• If data changed by another core and image still in L1, read returns stale data.

Solution: Invalidate before read.

• L1 has write-combining buffer; write incomplete line? expect trouble!


Solution: Don't. Always push whole cache lines

- If image of line to be written already in L1, write will not go to memory.
 - Solution: Invalidate before write.

Discourage user operations on data in MPB. Use only as a data movement area managed by RCCE ... <u>Invalidate early, invalidate often</u>




• Treat Msg Pass Buf (MPB) as 48 smaller buffers ... one per core.






10

- Treat Msg Pass Buf (MPB) as 48 smaller buffers ... one per core.
- Symmetric name space ... Allocate memory as a collective op. Each core gets a variable with the given name at a fixed offset from the beginning of a core's MPB.




- The foundation of RCCE is a one-sided put/get interface.
- Symmetric name space ... Allocate memory as a collective op. Each core gets a variable with the given name at a fixed offset from the beginning of a core's MPB.






- The foundation of RCCE is a one-sided put/get interface.
- Symmetric name space ... Allocate memory as a collective op. Each core gets a variable with the given name at a fixed offset from the beginning of a core's MPB.






- The foundation of RCCE is a one-sided put/get interface.
- Symmetric name space ... Allocate memory as a collective op. Each core gets a variable with the given name at a fixed offset from the beginning of a core's MPB.




... and use flags to make the puts and gets "safe"

The RCCE library

- RCCE API provides the basic message passing functionality expected in a tiny communication library:
- One + two sided interface (put/get + send/recv) with synchronization flags and MPB management exposed.
 - The "gory" interface for programmers who need the most detailed control over SCC
- Two sided interface (send/recv) with most detail (flags and MPB management) hidden.
 - The "basic" interface for typical application programmers.







Agenda


•Views of SCC: HW, SW and Platforms

- RCCE: A communication environment for application programmers.
- Benchmarks and Results
 - Power management




Linpack and NAS Parallel benchmarks

Linpack (HPL): solve dense system of linear equations
 Synchronous comm. with "MPI wrappers" to simplify porting




- 2. BT: Multipartition decomposition
 - Each core owns multiple blocks (3 in this case)
 - update all blocks in plane of 3x3 blocks
 - send data to neighbor blocks in next plane
 - update next plane of 3x3 blocks

- 3. LU: Pencil decomposition Define 2D-pipeline process
 - await data (bottom+left)
 - compute new tile
 - send data (top+right)



RCCE functional emulator vs. MPI HPL implementation of the LINPACK benchmark




These results provide a comparison of RCCE and MPI on an older 4 processor Intel[®] Xeon[®] MP SMP platform* using a tiny 4x4 block size. These are not official MP-LINPACK results.

*3 GHz Intel[®] Xeon[®] MP processor in a 4 socket SMP platform (4 cores total), L2=1MB, L3=8MB, Intel[®] icc 10.1 compiler, Intel[®] MPI 2.0 Third party names are the property of their owners.

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference http://www.intel.com/performance or call (U.S.) 1-800-628-8686 or 1-916-356-3104.

Linpack, on the Linux SCC platform

- Linpack (HPL)* strong scaling results:
 - GFLOPS vs. # of cores for a fixed size problem (1000).
 - This is a tough test ... scaling is easier for large problems.




SCC processor 500MHz core, 1GHz routers, 25MHz system interface, and DDR3 memory at 800 MHz. íntel.

Third party names are the property of their owners

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference http://www.intel.com/performance or call (U.S.) 1-800-628-8686 or 1-916-356-3104.

LU/BT NAS Parallel Benchmarks, SCC

Problem size: Class A, 64 x 64 x 64 grid*



SCC processor 500MHz core, 1GHz routers, 25MHz system interface, and DDR3 memory at 800 MHz. intel

Third party names are the property of their owners

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference http://www.intel.com/performance or call (U.S.) 1-800-628-8686 or 1-916-356-3104.

Agenda

- •Views of SCC: HW, SW and Platforms
- RCCE: A communication environment for application programmers.
- Benchmarks and Results
- Power management



RCCE Power Management API

- RCCE power management emphasizes safe control: V/GHz changed together within each 4-tile (8-core) power domain.
 - A Master core sets V + GHz for all cores in domain.
 - > RCCE_istep_power():
 - steps up or down V + GHz, where GHz is max for selected voltage.
 - > RCCE_wait_power():
 - returns when power change is done
 - > RCCE_step_frequency():
 - steps up or down only GHz
- Power management latencies
 - V changes: Very high latency, O(Million) cycles.
 - GHz changes: Low latency, O(few) cycles.



Conclusions

- RCCE software works
 - RCCE's restrictions (Symmetric MPB memory model and blocking communications) have not been a fundamental obstacle
 - Functional emulator is a useful development/debug device
- SCC architecture
 - The on-chip MPB was effective for scalable message passing applications
 - Software controlled power management works ... but it's challenging to use because (1) granularity of 8 cores and (2) high latencies for voltage changes
 - The Test&set registers (only one per core) will be a bottleneck.
 - > Sure wish we had asked for more!
- Future work
 - Add shmalloc() to expose shared off-chip DRAMM (in progress).
 - Move resource management into OS/drivers so multiple apps can work together safely.
 - We have only just begun to explore power management capabilities ... we need to explore additional usage models.



SW Acknowledgements

 SCC System software: Management Console software
 BareMetalC workflow
 Linux for SCC

System Interface FPGA development TCP/IP network driver • SCC Application software:

RCCE library and apps

Developer tools (Intel compilers and math libraries) Mandelbrot app + visualization Michael Riepen Michael Riepen Thomas Lehnig Paul Brett Matthias Steidl Werner Haas

Rob Van der Wijngaart Tim Mattson Patrick Kennedy

Michael Riepen



24






Backup slides



- ➡ Power Management
 - Using RCCE and example RCCE code
 - Additional RCCE implementation details
 - RCCE and the MPI programmer
 - SSC Literature reference

Power and memory-controller domains



Power ~ $F V^2$

-Power Control domains (RPC):

-7 voltage domains ... 6 4tile blocks and one for ondie network.

intel

-1 clock divider register per tile (i.e. 24 frequency domains)

-One RPC register so can process only one voltage request at a time; other requestors block

(intel)


RCCE Power Management API

- RCCE power management emphasizes safe control: V/GHz changed together within each 4-tile (8-core) power domain.
 - A Master core sets V + GHz for all cores in domain.
 - RCCE_istep_power():
 - steps up or down V + GHz, where GHz is max for selected voltage.
 - RCCE_wait_power():
 - returns when power change is done
 - RCCE_step_frequency():
 - steps up or down only GHz
- Power management latencies
 - V changes: Very high latency, O(Million) cycles.
 - GHz changes: Low latency, O(few) cycles.

Power management test



- A three-tier master-worker hierarchy,
 - one overall master, one team-lead per power domain, Teammembers (cores) to do the work.
- Workload: A stencil computation to solve a PDE.






scc_eco_q.wmv - VLC media player	🔄 🔄 💝 📙 😥 Content (2) Attendees (2) Voice & Video Q & A Meeting 🤗 📃		Currently Sharing
Media Playback Audio Video Tools View Help		Imhoward on mrilab1000: /shared/DEMOS/ECO_Q - Shell - Konsole	_ D X
Ele Edit View Higtory Bookmarks Tools Help		Session Edit View Bookmarks Settings Help	
💿 scc_pm		v root@rck47:/>	
		root@rck47:/>	
	\sim	root@rck47:/>	
SCC Power Management	(intel)	root@rck47:/>	
	\smile	root@rck47:/> root@rck47:/>	
		root@rck47:/>	
		root@rck47:/>	
		root@rck47:/> root@rck47:/>	
Advanced Workload Aware Power Management Tech	root@rck47:/> root@rck47:/> /shared/DEMOS/ECO_Q/new_pwr_app.exe		
	/shared/DEMOS/Edu/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/Edu/DeMos/Edu/DeMos/Edu/DeMos/Edu/DeMos/Edu/DeMos/De Demos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/DeMos/Demos/D		
Fine-grained dynamic frequency and voltage Control	My rank is 47, physical core ID is 47 UE 47. Core ID 47: size of V dom 5 is 8. F dom 23 is	2	
			<u> </u>
		Shell Shell No. 2	<u>()</u>
		Rock Creek performance meler	_ (X)
		Individual CPU usage	SAME 4.
			and the second sec
		and the second	Sumar,
		AMAR AMAR AMAR AMAR AMAR	$\langle \mathbf{s} \rangle$
			and a second
			$\langle \mathbf{N} \rangle$
		$\bigcirc \bigcirc $	$\langle \mathbf{N} \rangle$
		1000 AUG AUG AUG AUG AUG	WATER,
		$\bigcirc \bigcirc $	
السيور الاسي الأسي الأسي الأسير الأسير	121	Set style of individual CPU usage section	
		Cockpit style O Taskmanager style O Combin	ned (overlay)
	Watts	Over all COLLUSION of excelled server	
		Over-all CPU usage of enabled cores Over-all CPU usage	over time
		surfice and an er o outge	
A second s			
44			
			71 100%
「	🗸 💽 4 Microsof 👻 🕼 4 Microsof 👻 🔟 5 Microsof 🔹 🔯 C:\WINDO 🛛 💽 Windows	rs M 🛕 scc_eco_q Search Desktop 🔎 😰 🔦 🛓 🥪 🖗 🐼	1

scc_eco_q.wmv - VLC media player

🥶 🕘 Currently Sharing 📘 🔲 🔀

Media Playback Audio Video Tools View Help




1.00x 00:39/01:47

scc_eco_q.wmv - VLC media player

🕘 🕙 Currently Sharing 📘 🗖 💽

1.00x 01:00/01:47

Media Playback Audio Video Tools View Help




scc_eco_q.wmv

scc_eco_q.wmv - VLC media player

🔄 🕘 Currently Sharing 📘 🔳 🕑

Media Playback Audio Video Tools View Help



Backup slides



- Power Management
- → Using RCCE and example RCCE code
 - Additional RCCE implementation details
 - RCCE and the MPI programmer
 - SSC Literature reference

RCCE API: Writing and running RCCE programs

- We provide two interfaces for the RCCE programmer:
 - **Basic Interface** (general purpose programmers):
 - FLAGS and Message Passing Buffer memory management hidden from the programmer.
 - **Gory interface** (hard core performance programmers):
 - One sided and two sided
 - Message Passing Buffer management is explicit
 - Flags allocated and managed by programmer.
- Build you job linking to the appropriate RCCE library, then run with rccerun

rccerun -nue N [optional params] program[params]

- -program executes on N UEs as if it were invoked as:
 - "program params" (no parameters allowed for Baremetal)
- -Optional parameters
 - ➤ -f hostfile: lists physical core IDs available to execute code
 - -emulator: run on functional emulator

RCCE API: Circular Shift one sided

}



#include "RCCE.h"
int RCCE_APP() {

RCCE_init(&argc, &argv); NUES = RCCE_num_ues(); ID = RCCE_ue();

ID_right = (ID+1)%NUES; ID_left = (ID-1+NUES)%NUES; size = BUFSIZE*sizeof(double); buffer = (double *) malloc(size); cbuffer = (double *) RCCE_malloc(size);

for (int round=0; round<nrounds; round++) {</pre>

RCCE_wait_until(flag_ack, RCCE_FLAG_SET); RCCE_flag_write(&flag_ack, RCCE_FLAG_UNSET, ID); RCCE_put(cbuffer, buffer, size, ID_right); RCCE_flag_write(&flag_sent, RCCE_FLAG_SET, ID_left);

RCCE_wait_until(flag_sent, RCCE_FLAG_SET); RCCE_flag_write(&flag_sent, RCCE_FLAG_UNSET, ID); RCCE_get(buffer, cbuffer, size, ID); RCCE_flag_write(&flag_ack, RCCE_FLAG_SET, ID_left);

BUFSIZE must be divisible by 4 Message must fit inside Msg Buff

RCCE API: Circular Shift one-sided



#include "RCCE.h" for (int round=0; round<nrounds; round++) {
 int RCCE_APP() {
 RCCE_init(&argc, &argv);
 RCCE_flag_ack, RCCE_FLAG_SET);
 RCCE_flag_alloc(&flg);
 RCCE_flag_alloc(&flg);
 RCCE_flag_set(flg, RCCE_FLAG_SET, ID); or RCCE_FLAG_UNSET
 RCCE_wait_until(flg, RCCE_FLAG_SET,ID); or RCCE_FLAG_UNSET
 RCCE_put(cbuffer, buffer, size, ID);
 Put my private memory (buffer) into the msg buffer (cbuffer) of core ID</pre>

RCCE_get(buffer, cbuffer, size, ID)); Get cbuffer from core ID and move it into my private memory (buffer)

γ

RCCE_flag_write(&flag_sent, RCCE_FLAG_UNSET, ID)) RCCE_flag_write(&flag_ack, RCCE_FLAG_SET, ID_left))

BUFSIZE must be divisible by 4 Message must fit inside Msg Buff

RCCE API: "Basic" interface, two sided

RCCE_wait_until(flag_ack, RCCE_FLAG_SET); RCCE_flag_write(&flag_ack, RCCE_FLAG_UNSET, ID); RCCE_put(cbuffer, buffer, size, ID_right); RCCE_flag_write(&flag_sent, RCCE_FLAG_SET, ID_left);

- flags needed to make transfers safe.
- Large messages must be broken up to fit into the Msg Buff.
- We can hide these details by letting library manage flags +MPB:

RCCE_send(buffer, size, ID);

Send private memory (buffer) to core ID

RCCE_recv(buffer, size, ID));

Receive into private memory (buffer) from core ID

• This is Synchronous message passing ... the send and receive do not return until the communication is complete on both sides.

RCCE API: Circular Shift with 2-sided Basic interface

#include <string.h>
#include "RCCE.h"
int RCCE_APP() {

RCCE_init(&argc, &argv); NUES = RCCE_num_ues();

ID = RCCE_ue();

```
ID_right = (ID+1)%NUES;
ID_left = (ID-1+NUES)%NUES;
int size = BUFSIZE*sizeof(double);
buffer = (double *) malloc (size);
buffer2 = (double *) malloc (size);
```

for (int round=0; round<nrounds; round++) {</pre>

for (int c = 0; c<2; c++) { if ((ID+c)%2) RCCE_send(buffer, size, ID_right); else RCCE_recv(buffer2, size, ID_left); memcpy(buffer, buffer2, size); Hides buffer and flag allocation, messages "packetizing", and flag synchronization.

Anticipate most programmers will use this RCCE version

BUFSIZE may be anything Message need not fit inside Msg Buf

Backup slides




- Power Management
- Using RCCE and example RCCE code
- ➡ Additional RCCE implementation details
 - RCCE and the MPI programmer
 - SSC Literature reference

RCCE Implementation details: One-sided message passing; safely but blindly transport data between private memories

```
RCCE put(char *target, char *source, size t size, int ID)
{
  target = target + (RCCE MPB[ID]-RCCE MPB[RCCE IAM]);
  RCCE cache invalidate();
                                                offsets to "remote" MPB
  memcpy(target, source, size);
}
RCCE get(char *target, char *source, size t size, int ID)
{
  source = source + (RCCE MPB[ID]-RCCE MPB[RCCE IAM]);
  RCCE cache invalidate();
  memcpy(target, source, size);
}
```

RCCE_MPB[ID] = start of MPB for UE "ID" RCCE_IAM = library shorthand for calling UE target/source cache line aligned, size%32=0, data fits inside MPB



- Body gets called in a loop (+ padding if necessary) for large messages
- send and recv asymmetric: needed to avoid deadlock
- No size or alignment restrictions
- We get rid of these parameters in our "basic" interface (≈MPI)



RCCE Implementation Details: Flags

- Flags implemented two ways
 - 1. whole MPB memory line (96 flags, 30% of MPB)
 - 2. single bit (1 MPB memory line for all flags)
 - Control write access through atomic test&set register, implementing lock.
 - No need to protect read access.
- Implications of the two types of flags:
 - Single bit saves MPB memory but you pay with a higher latency.
 - Whole cache line wastes memory but lowers latency.

RCCE Implementation Details: RCCE flag write scenario (single bit)



void RCCE flag write(RCCE FLAG *flag, RCCE FLAG STATUS val, int ID) { volatile unsigned char val array[RCCE LINE SIZE];

```
/* acquire lock so nobody else fiddles with the flags on the target core */
 RCCE acquire lock(ID);
  /* copy line containing flag to private memory
                                                                            */
 RCCE get(val array, flag->line address, RCCE LINE SIZE, ID);
  /* write "val" into single bit corresponding to flag
                                                                            */
 RCCE write bit value(val array, flag->location, val);
                                                                            */
  /* copy line back to MPB
 RCCE put(flag->line address, val array, RCCE LINE SIZE, ID);
  /* release write lock for the flags on the target core */
 RCCE release lock(ID);
void RCCE acquire lock(int ID) {
 while (!((*(physical lockaddress[ID])) & 0x01));
void RCCE release lock(int ID) {
*(physical lockaddress[ID]) = 0x0;
```

physical lockaddress[ID]: address of test&set register on core with rank ID. RCCE_flag_read does not need lock protection.

}

}

}

Backup slides



- Power Management
- Using RCCE and example RCCE code
- Additional RCCE implementation details
- ➡ RCCE and the MPI programmer
 - SSC Literature reference

RCCE vs MPI




- No opaque data types in RCCE, so no MPI-style handles, only pointers
- No RCCE_datatype, except for reductions
- No communicators, except in collective communications
- Only synchronous communications
 - + No message bookkeeping
 - No overlap of computations/communications
 - Deadlock?
- RCCE has low overhead due short communication stack:
 - RCCE_send \rightarrow RCCE_put \rightarrow memcpy

RCCE vs MPI: Avoiding deadlock



- If sending and receiving UE sets overlap, deadlock is possible. Cause: cycles in communication graph (cyclic dependence).
- If no cycles, communication may serialize
- Solution:
 - Divide communication pattern into disjoint send-receive UE sets (bipartite graphs), execute in phases.
 - Number of phases depends on pattern.
 - For permutation pattern, two phases min, three max:
 - 1. Each permutation can be divided into cycles (length L)
 - 2. If L even, red/black coloring suffices.
 - 3. If L odd (2n+1), apply 2. to 2n UEs, then finish communications for last UE. Each cycle takes O(1) time.
- Note: coloring is wrt position in cycle, not UE rank; may need different phase colorings for different patterns.



RCCE vs MPI: Avoiding deadlock



– pseudo-code example from HPC application:

```
MPI: if (!IAM LEFTMOST) {
    MPI Trecv(from left);
    MPI wait(on isend);
    MPI wait(on_irecv);
    }
    compute;
    if (!IAM RIGHTMOST) MPI isend(to right);
```

```
RCCE: if (!IAM_LEFTMOST)
    for (phase = 0; phase < 3; phase++) {
        if (send_color==phase) RCCE_send(to_right);
        if (recv_color==phase) RCCE_recv(from_left);
     }
     compute;</pre>
```

- Notes:
 - MPI version cell based; RCCE version interface based
 - RCCE fairly easy to grok, but requires restructuring to interleave sends/recvs

Backup slides



- Power Management
- Using RCCE and example RCCE code
- Additional RCCE implementation details
- RCCE and the MPI programmer
- ➡ SSC Literature reference



Official SSC reference

"A 48-Core IA-32 Message Passing Processor with DVFS in 45nm CMOS", ISSCC 2010.

J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, R. Van Der Wijngaart, T. Mattson

• Abstract:

 A 567mm2 processor in 45nm CMOS integrates 48 IA-32 cores and 4 DDR3 channels in a 6×4 2D-mesh network. Cores communicate through message passing using 384KB of on-die shared memory. Fine grain power management takes advantage of 8 voltage and 28 frequency islands to allow independent DVFS of cores and mesh. As performance scales, the processor dissipates between 25W and 125W.