

Table of Contents



**Sony
IMX094
36.3 Mp, 4.75 μm Pixel Size,
Full-Frame Format
CMOS Image Sensor from the Nikon
D800 DSLR**

Imager Process Review

Sony IMX094 CIS

Imager Process Review

Some of the information in this report may be covered by patents, mask, and/or copyright protection. This report should not be taken as an inducement to infringe on these rights.

© Chipworks Inc. 2012 all rights reserved. Chipworks and the Chipworks logo are registered trademarks of Chipworks Inc.

This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached.

Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization's corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information.

IPR-1205-803
23550JMRF

Revision 1.0 Published: September 20, 2012

Revision 2.0 Published: January 29, 2013

Table of Contents

- 1 Overview**
 - 1.1 List of Figures**
 - 1.2 List of Tables**
 - 1.3 Company Profiles**
 - 1.4 Introduction**
 - 1.5 Device Summary**
 - 1.6 Process Summary**

- 2 Device Overview**
 - 2.1 Camera Teardown**
 - 2.2 Package and Die**
 - 2.3 Die Features**

- 3 Process Analysis**
 - 3.1 General Device Structure**
 - 3.2 Bond Pads**
 - 3.3 Dielectrics**
 - 3.4 Metallization**
 - 3.5 Vias and Contacts**
 - 3.6 Transistors and Poly**
 - 3.7 Isolation**
 - 3.8 Wells and Substrate**

- 4 Pixel Analysis**
 - 4.1 Pixel Overview and Schematic**
 - 4.2 Pixel Plan-View Analysis**
 - 4.3 Pixel Array Cross Section – Parallel to Row Select Line**
 - 4.4 Pixel Array Cross Section – Parallel to Column Out Line**

- 5 Critical Dimensions**
 - 5.1 Die and Die Features**
 - 5.2 Dielectrics**
 - 5.3 Metallization**
 - 5.4 Vias and Contacts**
 - 5.5 Transistors and Poly**
 - 5.6 Isolation**
 - 5.7 Wells and Substrate**
 - 5.8 Pixel Array**

6 References

7 Statement of Measurement Uncertainty and Scope Variation

5 Vci h7\jdk cf_g

1 Overview

1.1 List of Figures

- 2 Device Overview**
- 2.1.1 Nikon D800 – Front
- 2.1.2 Nikon D800 – Back
- 2.1.3 Nikon D800 – Top
- 2.1.4 Nikon D800 – Side A
- 2.1.5 Nikon D800 – Side B
- 2.1.6 Nikon D800 – Bottom
- 2.1.7 Nikon D800 Teardown – Back Removed
- 2.1.8 Nikon D800 – Main Board, Side A
- 2.1.9 Nikon D800 – Main Board, Side B
- 2.1.10 Image Sensor Assembly – Front
- 2.1.11 Image Sensor Assembly – Front, Image Sensor Removed
- 2.1.12 Image Sensor Assembly – Back
- 2.1.13 Image Sensor – Front
- 2.1.14 Image Sensor – Back
- 2.2.1 Package Photograph – Top
- 2.2.2 Package X-Ray – Plan View
- 2.2.3 Package Corner A X-Ray – Plan View
- 2.2.4 Package Corner B X-Ray – Plan View
- 2.2.5 Package Photograph – Bottom
- 2.2.6 Package Photograph – Side
- 2.2.7 Package Edge X-Ray – Side
- 2.2.8 IMX094 Die Photograph
- 2.2.9 Die Markings
- 2.2.10 Analysis Sites (Overview)
- 2.2.11 Analysis Sites (P1E)
- 2.3.1 Die Corner A
- 2.3.2 Die Corner B
- 2.3.3 Die Corner C
- 2.3.4 Die Corner D
- 2.3.5 Pixel Array Corner – Top Left
- 2.3.6 Pixel Array Corner – Bottom Right
- 2.3.7 Bond Pads
- 2.3.8 Test Pads
- 2.3.9 Die Feature A
- 2.3.10 Die Feature B
- 2.3.11 Die Feature C
- 2.3.12 Die Feature D
- 2.3.13 Die Feature E
- 2.3.14 Die Feature F

- 3 Process Analysis**
- 3.1.1 General Structure – Periphery
- 3.1.2 General Structure – Pixel Array
- 3.1.3 Die Thickness
- 3.1.4 Die Edge
- 3.1.5 Die Seal
- 3.2.1 Bond Pad Overview
- 3.2.2 Bond Pad Edge
- 3.3.1 Passivation
- 3.3.2 Passivation – TEM
- 3.3.3 IMD 2
- 3.3.4 IMD 1
- 3.3.5 PMD
- 3.3.6 PMD – TEM
- 3.4.1 Minimum Pitch Metal 3
- 3.4.2 Metal 3 – TEM
- 3.4.3 Minimum Pitch Metal 2 – TEM
- 3.4.4 Minimum Pitch Metal 1
- 3.4.5 Metal 1 – TEM
- 3.5.1 Minimum Pitch Via 2s
- 3.5.2 Minimum Pitch Via 1s
- 3.5.3 Minimum Pitch Contacts
- 3.5.4 Contact to Silicide Interface (Logic Region)
- 3.5.5 Contact Interface – Pixel Array
- 3.6.1 Minimum Pitch Poly
- 3.6.2 Contacted Gate Pitch
- 3.6.3 Logic Transistor – TEM
- 3.6.4 Logic Transistor Gate Dielectric – TEM
- 3.6.5 PMOS Transistors
- 3.6.6 MOS Capacitor
- 3.7.1 Poly Over LOCOS – Periphery
- 3.7.2 TEM of LOCOS – Pixel Array
- 3.7.3 Gate Wrap – Pixel Array
- 3.7.4 Minimum Width LOCOS – Pixel Array
- 3.8.1 SCM of Peripheral Wells
- 3.8.2 Pixel Array and Peripheral Region Wells
- 3.8.3 SCM of Pixel Array Well Edge
- 3.8.4 Overview SCM of Pixels
- 3.8.5 SRP Sample
- 3.8.6 SRP Locations 1, 2, 3
- 3.8.7 SRP Location 5, 6
- 3.8.8 SRP of Location 1
- 3.8.9 SRP of Location 2
- 3.8.10 SRP of Location 5
- 3.8.11 SRP of Location 6

- 4 Pixel Analysis**
- 4.1.1 Pixel Schematic
- 4.2.1 Dark Pixel Rows – Top of Array
- 4.2.2 Dark Pixels – Left Side of Array
- 4.2.3 Microlenses – Tilt View
- 4.2.4 Microlenses – Plan View
- 4.2.5 Color Filter Array
- 4.2.6 Shared Pixels at Metal 3
- 4.2.7 Shared Pixels at Metal 2
- 4.2.8 Shared Pixels at Metal 1
- 4.2.9 Shared Pixels at Poly
- 4.2.10 Shared Pixels at Diffusion
- 4.2.11 Transfer Gates and FD Region at Diffusion
- 4.2.12 Pixel Bevel SCM – Overview
- 4.2.13 Pixel Bevel SCM – Sample Topology
- 4.2.14 Pixel Bevel SCM – Detail
- 4.3.1 Edge of RGB Color Filter Array
- 4.3.2 Active Pixel to Dark Pixel Transition
- 4.3.3 Red Color Filter
- 4.3.4 Green Color Filter
- 4.3.5 Blue Color Filter
- 4.3.6 TEM of Color Microlens, Blue Filter, and Green Filter
- 4.3.7 Transfer Gate Width Direction
- 4.3.8 Reset, Source Follower, and Row Select Gates
- 4.3.9 V_{SS} and FD Contacts
- 4.3.10 AFM of V_{SS} and FD Contact Region
- 4.3.11 SCM Overview of Pixel Array Edge and FD Implant
- 4.3.12 SCM of V_{SS} and FD Contact Region
- 4.4.1 Pixel Optical Stack Thickness and Field of View
- 4.4.2 Pixel Overview – Oxide Etch, Transfer Gate Region
- 4.4.3 Pixel Overview SCM
- 4.4.4 Pixel Detail SCM with Topography Overlay
- 4.4.5 Pixel Detail SCM
- 4.4.6 Transfer Gate
- 4.4.7 Transfer Gate – Drain Region
- 4.4.8 Transfer Gate – Source Region
- 4.4.9 Pixel AR Stack
- 4.4.10 Transfer Gate Dielectric
- 4.4.11 Reset Transistor
- 4.4.12 Source Follower Transistor
- 4.4.13 Row Select Transistor

1.2 List of Tables

- 1 Overview**
 - 1.3.1 Nikon FF DSLRs with Nikon Designed, Renesas Fabled CIS
 - 1.3.2 Nikon FF DSLRs with Sony CIS
 - 1.3.3 Sony FF DSLRs with Sony CIS
 - 1.4.1 Device Identification
 - 1.5.1 IMX094 Device Summary
 - 1.6.1 IMX094 Process Summary
- 2 Device Overview**
 - 2.3.1 Die and Die Feature Critical Dimensions
- 3 Process Analysis**
 - 3.3.1 Measured Dielectric Thicknesses
 - 3.4.1 Metallization Thicknesses
 - 3.4.2 Metallization Width and Pitch
 - 3.5.1 Via and Contact Dimensions
 - 3.6.1 Peripheral MOS Transistor, Capacitor, and Poly Dimensions
 - 3.7.1 LOCOS Critical Dimensions
 - 3.8.1 Well Depths and Die Thickness
- 4 Pixel Analysis**
 - 4.1.1 Pixel Horizontal Dimensions
 - 4.1.2 Vertical Pixel Dimensions
 - 4.1.3 Pixel Transistor Physical Dimensions
- 5 Critical Dimensions**
 - 5.1.1 Die and Die Feature Critical Dimensions
 - 5.2.1 Measured Dielectric Thicknesses
 - 5.3.1 Metallization Thicknesses
 - 5.3.2 Metallization Width and Pitch
 - 5.4.1 Via and Contact Dimensions
 - 5.5.1 Peripheral MOS Transistor, Capacitor, and Poly Dimensions
 - 5.6.1 LOCOS Critical Dimensions
 - 5.7.1 Well Depths and Die Thickness
 - 5.8.1 Pixel Horizontal Dimensions
 - 5.8.2 Vertical Pixel Dimensions
 - 5.8.3 Pixel Transistor Physical Dimensions

About Chipworks

Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems. The company's ability to analyze the circuitry and physical composition of these systems makes them a key partner in the success of the world's largest semiconductor and microelectronics companies. Intellectual property groups and their legal counsel trust Chipworks for success in patent licensing and litigation – earning hundreds of millions of dollars in patent licenses, and saving as much in royalty payments. Research & Development and Product Management rely on Chipworks for success in new product design and launch, saving hundreds of millions of dollars in design, and earning even more through superior product design and faster launches.

Contact Chipworks

To find out more information on this report, or any other reports in our library, please contact Chipworks at 1-613-829-0414.

Chipworks

1891 Robertson Road, Suite 500
Ottawa, Ontario K2H 5B7
Canada
T 1-613-829-0414
F 1-613-829-0515
Web site: www.chipworks.com
Email: info@chipworks.com

Please send any feedback to feedback@chipworks.com