

Working Draft

T11.2 / Project 1230/ Rev 6

September 23, 1998

Information Technology -

Fibre Channel - Methodologies for Jitter Specification

Draft proposed Technical Report

Secretariat National Committee for Information Technology Standardization (NCITS)

This is a draft proposed technical report of Accredited Standards Committee NCITS. As such, this is not a completed technical report. The T11.2 Technical Committee may modify this document as a result of comments received during public review and its approval as a technical report.

Permission is granted to members of NCITS, its technical committees, and their associated task groups to reproduce this document for the purposes of NCITS standardization activities without further permission, provided this notice is included. All other rights are reserved. Any duplication for commercial or for-profit use is prohibited.

ABSTRACT

This technical report reviews the jitter specification found in the Fibre Channel Physical layer standards. It provides the theory and test methodology to add a frequency component to the jitter specification of the physical layer specification. The existing 1,0625 GBd jitter specification is reviewed and a proposed modification to the jitter specification is proposed as an example of the application of the methodology presented in the technical report.

Contacts: Facilitator:
Schelto van Doorn
Siemens Microelectronics, Inc.
Optoelectronics Division
1900 Homestead Rd.
Cupertino, CA. 95014
Voice: 408-725-3436
Fax: 408-725-3435
email: schelto.van-doorn@smi.siemens.com

Technical Editor:
Steve Joiner
Hewlett-Packard

3500 Deer Creek Rd.
Palo Alto, CA 94304
Voice: 650-236-2129
Fax: 650-236-1644
email: steve_joiner@hp.com

Reference number
ISO/IEC *****: 199x
NCITS.*** - 199x
Printed 09/23/98

Other Points of Contact:

	T11 Chair:	T11 Vice-Chair	NCITS Secretariat, ITI
	Roger Cummings	Edward L. Grivna	
	Distributed Processing Technology	Cypress Semiconductor	
	140 Candace Drive	2401 East 86th Street	1250 Eye Street, NW Suite 200
	Maitland, FL 32751	Bloomington, MN 55425	Washington, DC 20005
voice:	407-830-5522 x348	(612) 851-5046	202-737-8888
Fax:	407-260-5366	(612) 851-5087	202-638-4922
Email	cummings_roger@dpt.com	elg@cypress.com	ncitssec@itic.nw.dc.us

T11 Reflector (for minutes, agendas, etc.

Internet address for subscription to the T11 reflector:

Note should contain a line stating

Internet address for distribution via T11 reflector:

Technical reflector (for technical discussions)

Web Sites

Document Distribution

Global Engineering

15 Inverness Way East

Englewood, CO 80112-5704

Majordomo@network.com

subscribe T11 <your email address>

t11@network.com

<http://www.ncits.prg/t11>

or

[http:// www.t11.org/t11](http://www.t11.org/t11)

Voice: 303-792-2181

or: 800-854-7179

FAX: 303-792-2192

PATENT STATEMENT

CAUTION: The developers of this technical report have requested that holder's of patents that may be required for the implementation of the technical report, disclose such patents to the publisher. However, neither the developers nor the publisher have undertaken a patent search in order to identify which, if any, patents may apply to this technical report.

As of the date of publication of this technical report and following calls for the identification of patents that may be required for the implementation of the technical report, no such claims have been made. No further patent search is conducted by the developer or the publisher in respect to any technical report it processes. No representation is made or implied that licenses are not required to avoid infringement in the use of this technical report.

Editors Notes for Revision 6.0 dated September 23, 1998.

These edits are the results of the MJS letter ballot in May and the meeting held on June 8, 1998 to review the MJS document. Also includes all input from the August meeting in the UK.

Revision 5 and 6 represent a major set of editorial changes and in some cases rewrite to convert figures and equations to native framemaker code. Thus much of the text needs to reviewed carefully for correctness. Use the change bars as a guide. The change bars reflect the changes from revision 4 to revision 6.

I have left the line numbers in the document to assist in preparing comments for the document. The line numbers will be removed for the final copy.

A separate document will be published with the responses to the comments from the first letter ballot.

The figures in Annex A still need to be converted to native framemaker format. Also the figures in Annex E could use some editorial work to make them more pleasing to the eye.

Pre-body Sections:

Body:

Annex A:

Annex B: Test Bit Sequences

Annex C: Jitter Tolerance Measurement Methods

Annex D: Jitter Output Measurement Methods

Annex E: Practical Measurements

Annex F: Compliance Point Examples

Contents

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

1	Introduction.	1
1.1	Document scope and purpose	1
1.2	Document organization	1
2	References.	1
3	Definitions and conventions	2
3.1	Conventions	2
3.2	Acronyms.	2
3.3	Definitions	3
4	Scope.	6
4.1	Motivation and goals	6
4.2	Authority	7
5	Jitter overview.	7
6	Fibre channel physical layer implementation	8
6.1	FC-0 interface overview	8
6.2	Fibre channel storage implementation.	10
6.3	Jitter contribution elements	13
7	Jitter specification methodology	14
7.1	Current specification	14
7.2	Jitter measurement definitions	15
7.3	Proposed specification methodology.	15
8	Jitter test methodologies	16
8.1	Goals	16
8.2	Jitter tolerance test methodologies.	17
8.3	Jitter output test methodologies	18
9	Example use of jitter specification methodology for FC-PH	19
9.1	Jitter specification measurement points.	19
9.2	Jitter Budget Allocation.	20
9.3	Jitter Tolerance Specification	20
9.4	Revised Jitter Output Allocation Tables	20
Annex A	Bit Error Rate vs. Jitter Model	22
A.1	Description of Mathematical Model	22
A.2	Random Jitter	24
A.3	Addition of Deterministic Jitter	26
Annex B	Test Bit Sequences	29
B.1	Test bit sequence characteristics	29
B.1.1	Low Frequency Pattern	29
B.1.2	Low transition density patterns	31
B.1.2.1	Half-rate square pattern.	32
B.1.2.2	Quarter-rate square pattern	32
B.1.2.3	Ten contiguous runs of 3.	33
B.1.3	Composite patterns.	34
B.2	Compliant transmit jitter test bit sequences	34
B.2.1	Random test bit sequence.	34
B.2.1.1	Background - fibre channel frame.	34

1	B.2.1.2 Original RPAT	35
2	B.2.1.3 Compliant RPAT (CRPAT)	36
3	B.3 Compliant Receive Jitter Test Bit Sequence	38
4	B.3.1 Receive Jitter Tolerance Pattern.	39
5	B.3.2 Compliant Receive Jitter Tolerance Pattern.	39
6	B.4 Supply Noise Test Bit Sequences	41
7	B.4.1 Supply Noise SPAT	42
8	B.4.2 Supply Noise CSPAT.	42
9	Annex C Jitter Tolerance Test Methodologies	44
10	C.1 Calibration of a Signal Source using the BERT Scan Technique.	44
11	C.2 Sinusoidal Jitter Modulation	45
12	C.3 Direct Time Synthesis.	47
13	Annex D Jitter Output Test Methodologies (Informative)	48
14	D.1 Jitter Output Test Methodologies	48
15	D.2 Time Domain Measurement - Scope and BERT Scan	48
16	D.2.1 Overview.	48
17	D.2.2 Golden PLL	49
18	D.2.3 Time Domain Scope Measurement	50
19	D.2.4 BERT Scan.	52
20	D.3 Time Interval Analysis	53
21	D.3.1 Introduction	53
22	D.3.2 "Clock-less" Jitter Measurement	54
23	D.3.3 TIA Data Reduction Procedure	54
24	D.3.4 Total Jitter Calculation.	56
25	D.3.5 Power Density Spectrum of Jitter	56
26	D.3.6 Data Dependent (ISI) Jitter Measurement	58
27	D.3.7 Jitter Measurement Using a Sampling Oscilloscope (DDJ and PWD)(.	59
28	D.4 Frequency Domain Measurement (Spectrum Analyzer)	60
29	Annex E Practical Measurements	63
30	E.1 Introduction	63
31	E.2 Basic architecture	63
32	E.3 Instrumentation interface adapters	64
33	E.3.1 Balanced copper	65
34	E.3.1.1 Source and sink adapters for balanced copper variants.	66
35	E.3.1.1.1 Balanced-unbalanced.	66
36	E.3.1.1.2 Balanced - balanced (alternative 1).	67
37	E.3.1.1.3 Balanced - balanced (alternative 2)	68
38	E.3.1.2 Tap adapters for balanced copper variants.	69
39	E.3.1.2.1 Balanced-balanced (alternative 1).	69
40	E.3.1.2.2 Balanced - balanced (alternative 2)	71
41	E.3.1.2.3 Balanced-Unbalanced.	72
42	E.3.1.3 Extracting a balanced trigger signal	72
43	E.3.2 Unbalanced copper.	73
44	E.3.2.1 Source and sink adapters for unbalanced copper variants (alternative 1)	73
45	E.3.2.2 Source and sink adapters for unbalanced copper variants (alternative 2)	74
46	E.3.2.3 Tap adapters for unbalanced copper variants (alternative 1)	74
47	E.3.2.4 Tap adapters for unbalanced copper variants (alternative 2)	75
48		
49		
50		
51		
52		
53		
54		
55		
56		

1	E.3.3 Optical	75
2	E.3.3.1 Source interface adapters.	76
3	E.3.3.2 Sink interface adapter	76
4	E.3.3.3 Optical tap	77
5	E.3.4 Specific tests.	78
6	E.3.5 Description of baluns	78
7	E.3.5.1 Balun requirements	79
8	E.3.5.1.1 Core and transmission-line requirements.	80
9	E.3.5.2 Specific wound core construction details	80
10	E.3.5.2.1 Alternative 1 - wound toroid construction	80
11	E.3.5.2.2 Alternative 2 - wound toroid construction	81
12	E.3.5.2.3 Alternative 3 - wound bead construction	81
13	E.3.5.3 Connection of wound cores into baluns	82
14	E.3.5.4 Other source/sink adapter components	82
15	Annex F Practical Examples for Jitter Compliance.	84
16	F.1 Introduction	84
17	F.2 Elements contributing to Jitter.	84
18	F.3 Hubs.	86
19	F.4 Retiming Hubs.	86
20	F.5 Repeating Hubs	87
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		
43		
44		
45		
46		
47		
48		
49		
50		
51		
52		
53		
54		
55		
56		

Figures

1	
2	
3	
4	
5	Figure 1 – Drawing conventions. 2
6	Figure 2 – FC-0 transmitter interface (FC-PH Figure 9, Pg 17). 9
7	Figure 3 – FC-0 receiver interface (FC-PH figure 10, pg 17) 9
8	Figure 4 – Fibre channel device. 10
9	Figure 5 – Fibre channel link. 11
10	Figure 6 – Example fibre channel link storage system implementation 12
11	Figure 7 – Compliance points for example fibre channel links. 13
12	Figure 8 – PLL response 15
13	Figure 9 – Mask of the sinusoidal component of jitter tolerance 16
14	Figure 10 – Jitter output measurement recovered clock filter characteristics 18
15	Figure A.1 – Eye Diagram Sketch 22
16	Figure A.2 – Eye Sampling and Probability of Error 23
17	Figure A.3 – Eye diagram statistics, linear scale 24
18	Figure A.4 – Eye Diagram Statistics, log scale 25
19	Figure A.5 – Eye diagram statistics, log scale, different sigmas 25
20	Figure A.6 – Eye diagram statistics, dual-delta function DJ. 27
21	Figure A.7 – Eye diagram statistics, increased RJ. 27
22	Figure A.8 – Various combinations of DJ and RJ. 28
23	Figure B.1 – 8B/10B code trellis diagram 29
24	Figure B.2 – Fibre channel frame 35
25	Figure B.3 – FFT of Original RPAT 36
26	Figure B.4 – FFT of Compliant RPAT 36
27	Figure C.1 – Example of “Bathtub” Curve. 44
28	Figure C.2 – BERT Jitter Tolerance Source. 45
29	Figure C.3 – Sinusoidal Jitter Tolerance Measurement 46
30	Figure C.4 – Example of Jitter Test Setup for 10-bit SerDes. 47
31	Figure C.5 – Direct Time Synthesis Jitter Tolerance Test Setup 47
32	Figure D.1 – Time Domain Total Jitter Calculation. 49
33	Figure D.2 – Golden PLL Block Diagram 50
34	Figure D.3 – Golden PLL Frequency Response. 50
35	Figure D.4 – Eye Mask. 51
36	Figure D.5 – Time Domain Jitter Output Test (Golden PLL) 52
37	Figure D.6 – BERT Scan Jitter Output Test. 53
38	Figure D.7 – Time Interval Analysis Jitter Output Test. 54
39	Figure D.8 – Histogram of raw TIA data 55
40	Figure D.9 – Histogram of Reduced TIA Data (multiples of UI removed) 55
41	Figure D.10 – TIA Measurements using a Sampling Oscilloscope 59
42	Figure D.11 – Representative Spectrum Analyzer Plot 60
43	Figure D.12 – Frequency Domain Test Setup (Spectrum Analyzer) 60
44	Figure E.1 – Ideal test configuration architecture. 63
45	Figure E.2 – Placement of adapters in test configurations 65
46	Figure E.3 – Source/sink interface adapter matching network. 66
47	Figure E.4 – Balanced-balanced source-sink adapter (alternative 1) 67
48	Figure E.5 – Half of balanced-balanced source-sink adapter (alternative 2) 68
49	
50	
51	
52	
53	
54	
55	
56	

1	Figure E.6 – Tap adapter matching network (balanced-balanced)	69
2	Figure E.7 – Half of balanced-balanced tab adapter (alternative 2)	71
3	Figure E.8 – Balanced-Unbalanced Tap Adapter Configuration	72
4	Figure E.9 – Extracting a balanced trigger for a single-ended instrument	73
5	Figure E.10 – Source/sink interface adapter matching network for unbal - unbal copper . . .	73
6	Figure E.11 – Unbalanced-unbalanced copper tap adapter	74
7	Figure E.12 – Basic optical system	75
8	Figure E.13 – Source interface adapter	76
9	Figure E.14 – Sink interface adapter	77
10	Figure E.15 – Optical tap adapter	77
11	Figure E.16 – Source/sink adapter - schematic plus assembly view	79
12	Figure F.1 – Media Interchange Component Compliance Point Examples	85
13	Figure F.2 – Example of Compliant Points	86
14	Figure F.3 – Hub Compliance Point Example	87
15	Figure F.4 – Example of a repeating hub	88
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		
43		
44		
45		
46		
47		
48		
49		
50		
51		
52		
53		
54		
55		
56		

Tables

1	
2	
3	
4	
5	Table 1 – FC-PH GigaBaud portion of J.1 (FC-PH) 9
6	Table 2 – Jitter contribution elements. 14
7	Table 3 – Jitter tolerance components 17
8	Table 4 – Jitter output measurement method summary comparison 18
9	Table 5 – 1,0625 GBaud jitter tolerance allocation for aR. 20
10	Table 6 – 1,0625 GBaud jitter output allocation (Passband of 637 KHz to greater than 5 MHz) 21
11	Table 7 – 1,0625 GBaud jitter tolerance allocation example 21
12	Table B.1 – Eye closure penalties for low frequency pattern with n=12. 30
13	Table B.2 – Low frequency pattern 31
14	Table B.3 – Low transition density pattern 31
15	Table B.4 – Half-rate and quarter-rate patterns 32
16	Table B.5 – Ten runs of 3 assuming positive disparity 33
17	Table B.6 – Ten runs of 3 assuming negative disparity. 34
18	Table B.7 – Valid fibre channel frame delimiters. 35
19	Table B.8 – CRPAT Test Bit Sequence 37
20	Table B.9 – JTPAT 39
21	Table B.10 – CJTPAT 40
22	Table B.11 – Supply Noise Test Bit Sequence 42
23	Table B.12 – Compliant Supply Noise Test Bit Sequence 42
24	Table D.1 – Frequency Domain Conversion 61
25	Table E.1 – Ideal transfer function for source/sink adapter matching network of figure E.3 66
26	Table E.2 – Transfer function for alternative 1 bal-bal source/sink network of figure E.4 .. 68
27	Table E.3 – Transfer function for bal-bal source/sink interface network of figure E.5 69
28	Table E.4 – Transfer function for bal-bal tap adapter of figure E.6 70
29	Table E.5 – Ideal transfer function for bal-bal tap adapter of figure E.7 71
30	Table E.6 – Ideal transfer function for unbal-unbal copper adapter of figure E.10 74
31	Table E.7 – Ideal transfer function for unbal-unbal copper tap adapter of figure E.11 75
32	Table E.8 – Sample Test Configuration Specifications 78
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	

draft proposed NCITS Technical Report for Information Technology

Fibre Channel — Methodologies for Jitter Specification

1 Introduction

1.1 Document scope and purpose

This document is an ANSI technical report on the definitions, measurement requirements, and allowed values of jitter on a 1,0625 gigabaud Fibre Channel link. These measurement methods and specifications are intended to be used for jitter and wander compliance testing. The purpose of this report is to provide background information for revising and expanding the jitter specification presently contained within the FC-PHn document and to increase the general understanding of jitter and wander in gigabaud serial transmissions. Documenting jitter test methods will motivate test and instrument companies to create test systems capable of supporting one gigabaud and higher transmissions on a single simplex serial connection.

Although this document is optimized for use with Fibre Channel the measurement methodologies are applicable to a broad range of serial transmission schemes.

This technical report applies to fully functional Fibre Channel subsystem and FC port implementations as well as to the individual components that comprise the link. This allows device and enclosure level qualification and the inclusion of system jitter contributions such as power supply noise, motor noise, crosstalk, and signal rejuvenaters.

The Jitter Methodology Technical Report is informative and advisory only. Certain contents of this document may be incorporated into the appropriate ANSI standards in the future.

1.2 Document organization

This document consists of a main body and several annexes. The main body contains the summary of jitter measurement methodologies and the recommended new jitter test limits for compliance points. Jitter is a complex topic. The detailed discussions are embodied in the annexes due to the rapid deployment of low-cost, gigabaud links and the corresponding accumulation of new knowledge based on actual deployment testing.

2 References

The following documents contain provisions that, through reference in this text, constitute provisions of this technical report. At the time of publication the editions shown were valid. All standards and technical reports are subject to revision, and parties to agreements based on this technical report are encouraged to investigate the possibility of applying the most recent editions of the following list of documents. Members of IEC and ISO maintain registers of currently valid international standards

ANSI X3.230-1994 - Fibre Channel - Physical and Signaling Interface (FC-PH)
ANSI X3.297-1997 - Fibre Channel 2nd Generation Physical Interface (FC-PH2)
ANSI X3.303-1997 - Fibre Channel 3rd Generation Physical Interface (FC-PH3)
The three documents above are collectively referred to as FC-PHn
ANSI TR/X3.18-1997 - 10-bit Interface


1 IEEE Std 610.7-1995
2 GR-253 - Issue 2 December 1995 - SONET

3 Definitions and conventions

7 For the Jitter Working Group Technical Report, the following definitions, conventions, and symbols apply.

3.1 Conventions

10 All drawings in this document will conform to the conventions in figure 1.



22 **Figure 1 – Drawing conventions**

25 In the event of conflicts between the text, tables, and figures in this document, the following precedence
26 shall be used: text, tables, and figures.

3.2 Acronyms

31	ARB	A specific primitive bit sequence as defined in FC-PH
32	BER	Bit Error Rate
33	BERT	Bit Error Rate Tester
34	CDR	Clock and Data Recovery
35	CRC	Cyclic Redundancy Check
36	CRPAT	Compliant Random Pattern
37	CRU	Clock Recovery Unit
38	CSPAT	Compliant SSO pattern
39	DCD	Duty Cycle Distortion
40	DJ	Deterministic Jitter
41	DTS	Direct Time Synthesis
42	DUT	Device Under Test
43	EOF	End of Frame; a primitive bit sequence as defined in FC-PH
44	ESD	Electrostatic Discharge
45	FC	Fibre Channel
46	FCS	Fibre Channel Standard
47	HA	Host Adapter
48	HDD	Hard Disk Drive
49	IDLE	A specific primitive bit sequence as defined in FC-PH
50	ISI	Inter-Symbol Interference
51	JBOD	Just a Bunch Of Disks
52	PBC	Port Bypass Circuit
53	PLL	Phase locked loop
54	PMD	Physical Media Dependent sublayer
55	R_RDY	A specific primitive bit sequence as defined in FC-PH
56	RBC	Recovered Byte Clock (one tenth of signaling rate as defined in 10 bit TR)

1	RJ	Random Jitter
2	RPAT	Random Pattern
3	RX	Receive
4	SPAT	SSO Pattern
5	SOF	Start of Frame; a primitive bit sequence defined in FC-PH
6	SSO	Simultaneous Switching Outputs
7	TBC	Transmit Byte Clock
8	TIA	Timing Interval Analyzer
9	TJ	Total Jitter
10	TX	Transmit
11	UI	Unit Interval

3.3 Definitions

15	α_T, α_R	Reference points used for establishing jitter budgets at the chip pins nearest the SERDES.
18	β_T, β_R	Reference points used for establishing jitter budget at the internal connector nearest the re-timing element.
21	δ_T, δ_R	Reference points used for establishing jitter budget at the internal user connector nearest the gamma point.
24	γ_T, γ_R	Reference points used for establishing jitter budgets at the external enclosure connector.
28	Baud	A unit of signaling speed, expressed as the maximum number of times per second the signal can change the state of the transmission line or other medium. (Units of Baud are sec^{-1}) Note: With the Fibre Channel transmission scheme, a signal event represents a single transmission bit. [(Adapted from IEEE Std 610.7-1995 [A16].12)].
33	Bit Error Rate (BER)	A parameter that reflects the quality of the serial transmission and detection scheme. The BER is calculated by counting the number of erroneous bits output by a receiver and dividing by the total number of transmitted bits over a specified transmission period. For example, a BER of 10^{-12} is one bit error received in 10^{12} bits transmitted. For a 1,0625 gigabaud datastream, 10^{-12} bit error rate translates into an average of one bit error every 941 secs or one bit error every 16 minutes if the errors are occurring as isolated single events. For cases where the errors occur in bursts the temporal distribution must also be considered.
42	Bulkhead	The boundary between the shielded system enclosure (where EMC compliance is maintained) and the external interconnect attachment
45	CDR	The function is provided by the SERDES circuitry responsible for producing a regular clock signal from the serial data and for aligning this clock to the serial data bits. The CDR uses the recovered clock to recover the data.
49	Compliance points	Physical positions between transmit and receive chips where measurements are applied to determine if the properties satisfy the specification requirements. Interoperability between components attached at compliance points is expected if the specifications are met at the compliance points.
54	Component	Entities that make up the link. Examples are connectors, cable assemblies, transceivers, port bypass circuits and hubs.

1	Connectors	Electro-mechanical or opto-mechanical components consisting of a receptacle and a plug which provides a separable interface between two transmission media segments.
2		
3		Connectors may introduce physical disturbances to the transmission path due to
4		impedance mismatch, crosstalk, etc. These disturbances can introduce jitter under
5		certain conditions.
6		
7	Coupler	A connector that mates two like media together.
8		
9	Device	An entity that contains at least one Fibre Channel port. Examples are: host bus
10		adapters, disk drives, and switches. Devices may have internal connectors or
11		bulkhead connectors.
12		
13	Duty Cycle Distortion (DCD)	Difference in the pulse width of a “1” pulse compared to the pulse width of a “0”
14		pulse in a clock-like (repeating 0,1,0,1,...) bit sequence. DCD biases the DJ
15		distribution and is measured at the ideal receiver threshold point.
16		
17	Enclosure	An outermost physical boundary surrounding one or more Fibre Channel ports that is
18		intended to comply with EMI, safety, and other regulatory requirements.
19		
20	Fibre Channel (FC)	A collection of physical technologies described in the referenced Fibre Channel
21		standards documents.
22		
23	Fill Word	An IDLE or ARB primitive signal. These words are transmitted between frames,
24		primitive signals, and primitive sequences to keep a link active (see FC-PHn clause
25		17).
26		
27	Gaussian	A statistical distribution (also termed “normal”) characterized by populations that are
28		not bounded in value and have well defined “tails”. Analog amplifiers are the most
29		important source of Gaussian noise in serial data transmissions. The term “random”
30		in this document always refers to jitter that has a Gaussian distribution.
31		
32	“Golden”	An adjective describing a component having exceptionally tight performance and
33		calibration requirements.
34		
35	Interconnect	The means for providing the path between compliance points. The interconnect may
36		be as simple as a length of twinax or as complex as consisting of multiple components
37		such as: connectors, active elements (e.g. PBC’s and retimers), hubs, and board
38		traces.
39		
40	Intersymbol Interference (ISI)	Data dependent deterministic jitter caused by the time differences required for the
41		signal to arrive at the receiver threshold when starting from different places in bit
42		sequences (symbols). For example when using media that attenuates the peak
43		amplitude of the bit sequence consisting of alternating 0,1,0,1... more than peak
44		amplitude of the bit sequence consisting of 0,0,0,0,1,1,1,1... the time required to reach
45		the receiver threshold with the 0,1,0,1... will be less than required from the
46		0,0,0,0,1,1,1,1.... The run length of 4 produces a higher amplitude which takes more
47		time to overcome when changing bit values and therefore produces a time difference
48		compared to the run length of 1 bit sequence. When different run lengths are mixed in
49		the same transmission the different bit sequences (symbols) therefore interfere with
50		each other. ISI is expected whenever any bit sequence has frequency components that
51		are propagated at different rates by the transmission media.
52		
53	Jitter	The deviation from the ideal timing of an event. The reference event is the differential
54		zero crossing for electrical signals and the nominal receiver threshold power level for
55		optical systems. Jitter is composed of both deterministic and Gaussian (random)
56		

1		content.
2		
3	Jitter, Deterministic	Jitter with non-Gaussian probability density function. Deterministic jitter is always bounded in amplitude and has specific causes. Four kinds of deterministic jitter are identified: duty cycle distortion, data dependent, sinusoidal, and uncorrelated (to the data) bounded. DJ is characterized by its bounded, peak-to-peak value.
4		
5		
6		
7		
8	Jitter Generation	The quantity of jitter added to an incoming signal by a component, device, system, or media. This term is not used in this document. See jitter output.
9		
10		
11	Jitter Output	The quantity of jitter at a specific physical position in the link.
12		
13	Jitter, Peak-to-Peak	For any type of jitter, the minimum, full range of the jitter values that excludes (includes all but) 10^{-12} of the total jitter population.
14		
15		
16	Jitter, Random	Jitter that is characterized by a Gaussian distribution. Random jitter is defined to be the peak-to-peak value which is given to be 14 times the standard deviation of the Gaussian distribution for a BER of 10^{-12} .
17		
18		
19		
20	Jitter, RMS	The root mean square value or standard deviation of jitter. For a Gaussian distribution, the RMS value is 1/14 of the peak-to-peak value for BER 10^{-12} .
21		
22		
23	Jitter Tolerance for CDR	The ability of a CDR circuit to recover an incoming datastream correctly despite jitter. It is characterized by the amount of jitter required to produce a specified bit error rate. Jitter tolerance is measured at the α_R point. The tolerance depends on the frequency content of the jitter. Since bit errors determine the tolerance, only devices capable of reporting FC port bit errors may be used. Jitter Tolerance tests are defined in Annex C.
24		
25		
26		
27		
28		
29		
30	Jitter, Total	The sum of all random and deterministic jitter components.
31		
32		
33	Jitter Transfer	The ratio between the jitter output and jitter input for a component, device, or system often expressed in dB. A negative dB jitter transfer indicates the element removed jitter. A positive dB jitter transfer indicates the element added jitter. A zero dB jitter transfer indicates the element had no effect on jitter. The ratio should be applied separately to deterministic jitter components and Gaussian (random) jitter components.
34		
35		
36		
37		
38		
39		
40	Link	(1) A duplex serial data connection between two ports including the serializer, deserializer, PMD, connectors, and media. (as defined in FC-PH). (2) Two unidirectional fibres transmitting in opposite directions and their associated transmitters and receivers.
41		
42		
43		
44		
45	Media	(1) General term referring to all the elements comprising the interconnect. This includes fiber optic cables, optical converters, copper cables, pc boards, connectors, hubs, and port bypass circuits. (2) May be used in a narrow sense to refer to the material in cable assemblies that are not part of the connectors.
46		
47		
48		
49		
50	Physical Media Dependent	A transmit and receive network used to launch into a specific type of electrical or optical interconnect or to receive from a specific type of electrical or optical interconnect. The details of the network design depend on the type of interconnect.
51		
52		
53		
54	Port (or FC Port)	A generic reference to a Fibre Channel Port. In this document, the components that together form or contain the following: the FC protocol function with elasticity buffers to re-time data to a local clock, the SERDES function, the transmit and
55		
56		

1		receive network, and the ability to detect and report errors using the FC protocol.
2		
3	Port Bypass Circuit	An active multiplexer which is used to bypass FC ports or other ports that are unused or nonfunctional. PBCs which do not re-time the signals to a local clock are considered part of the interconnect.
4		
5		
6		
7	Random	Random in this document always refers to jitter that has a Gaussian distribution
8		
9	Receive Network	A receive network consists of all the elements between the connector inclusive of the connector and the deserializer or repeater chip input. This network may be as simple as a termination resistor and coupling capacitor or this network may be complex including components like photodiodes and transimpedance amplifiers. The receive network is bounded by interfaces R and d (figure 3).
10		
11		
12		
13		
14		
15	Repeater	A circuit for receiving either one-way or two-way communication signals and delivering corresponding signals which are either amplified, reshaped, or both. Repeaters are characterized by their jitter transfer. In the context of fibre channel jitter methodology, the repeater could be a simple amplifier or a serial-data-in and serial-data-out component that modifies jitter by re-generating the serial data edges to a defined timing relation with a recovered bit clock.
16		
17		
18		
19		
20		
21		
22	Retimer	A circuit that retransmits buffered FC data and whose transmit clock is derived from a timing reference other than the received data. A retimer shall be capable of inserting and removing fill words. In the context of fibre channel jitter methodology, a retimer resets the accumulation of jitter in a link so that the output of a retimer has the jitter budget of α_T .
23		
24		
25		
26		
27		
28	SERDES	SERializer and DESerializer function. An example of Fibre Channel deployment is based on a SERDES function with I/O functional and timing definitions as specified in the "10-Bit Interface Specification." The CDR function is included in the deserializer.
29		
30		
31		
32		
33	Transmit Network	A transmit network consists of all the elements between a serializer or repeater output and the connector inclusive of the connector. This network may be as simple as a pulldown resistor and ac capacitor or this network may include laser drivers and lasers. The transmit network is bounded by interfaces b and S (figure 2).
34		
35		
36		
37		
38	Unit Interval	One nominal bit period for a given signaling speed. It is equivalent to the shortest nominal time between signal transitions. UI is the reciprocal of Baud (Units of UI are seconds)
39		
40		
41		
42	Wander	Long term deviation of the data rate frequency of a digital signal. Wander typically refers to frequency deviation occurring at rates of less than 10 Hz.
43		
44		

4 Scope

4.1 Motivation and goals

The motivation for creating this technical report is to compile and provide information in order to clarify and to complete the jitter specification clause of the FC-PHn standard. The existing jitter specification is incomplete as a result of changes in how the electronics industry is implementing Fibre Channel systems today compared to how systems were expected to be implemented in the past. Examples of such changes are the increased interest in copper transmission, arbitrated loop implementation, and the use of repeaters in active hubs and disk arrays.

1 The goal of this technical report is to document the jitter requirements which will allow Fibre Channel devel-
2 opers to design low-cost, interoperable gigabaud links which will have bit error rates below 10^{-12} and to
3 specify test methods which simplifies and standardizes compliance testing.

4
5 Some specific areas for improvement in the current jitter specification are as listed below:

- 6
- 7 1.Spectral content defined on jitter
- 8 2.Measurement technique for jitter tolerance that works backwards from the receiver chip to the
- 9 transmitter chip
- 10 3.Test method specified for jitter tolerance
- 11 4.Clarification of jitter compliance points.
- 12

13 This document provides a basis for revised jitter allocation budgets which clearly delineate interoperability
14 points and the transmitting and receiving compliance characteristics of the interoperability points. This is a
15 technical report and does not define a new set of jitter specifications but provides a basis for creating new
16 standards. The report contains a description of relevant test methods discovered during this effort.

17 18 **4.2 Authority**

19
20 This Jitter Technical Report is generated by an Ad Hoc group of interested companies committed to pro-
21 viding a standard low cost interface for FC applications. This Ad Hoc group is sanctioned by and operates
22 under the jurisdiction of the T11.2 technical committee of NCITS.

23
24 The Jitter Methodology Technical Report is informative and advisory only. Certain contents of this docu-
25 ment may be incorporated into the appropriate ANSI standards in the future.

26 27 **5 Jitter overview**

28
29 Serial data communication eliminates the physical and bandwidth limitations of clock and data bus trans-
30 mission. In serial data communication, the data clock is not transmitted with the data, so the problem of
31 maintaining the clock and data temporal alignment is eliminated. However, other problems are created.
32 The key problems in high speed serial communication are minimization of jitter in data transmission, faith-
33 ful clock extraction from the serial data, and network timing.

34
35 Jitter is simply the mis-positioning of the significant edges in a sequence of data bits from their ideal posi-
36 tions. Sufficiently gross mispositioning will result in data errors.

37
38 Jitter is characterized by two generalized types of jitter, deterministic (DJ) and random jitter (RJ). DJ and
39 RJ are also referred to as systematic and nonsystematic jitter respectively. The two categories of jitter are
40 used in jitter analysis because each category accumulates differently in the link.

41
42 Deterministic jitter is jitter that is due to non-Gaussian events. Deterministic jitter is always bounded in
43 amplitude and has specific causes. Four kinds of deterministic jitter are identified: duty cycle distortion,
44 data dependent, sinusoidal, and uncorrelated (to the data) bounded. An example of deterministic jitter that
45 is uncorrelated to data is power supply noise injection into the serial link. Deterministic jitter is measured as
46 a peak to peak value and adds linearly.

47
48 Random jitter is all jitter that is Gaussian in nature. An RMS value for random jitter is often measured due
49 to the long period of time required to acquire a statistically high confidence peak to peak value for a Gaus-
50 sian event. Because practical measurements of random jitter must be measured as an RMS value, a
51 seemingly small amount of RMS random jitter corresponds to a large peak to peak value. If an RMS value
52 for random jitter is measured, it must be multiplied by 14 to result in a peak to peak random jitter value that
53 corresponds to a 10^{-12} bit error rate; refer to the jitter mathematics in Annex A. A 10ps RMS random jitter
54 measurement represents a 140 ps peak-to-peak value or almost 15% of the total jitter budget for fibre
55 channel at 1063 Mbd.

1 The total jitter is the sum of the peak to peak values of deterministic jitter and random jitter. It is often diffi-
2 cult to separate deterministic and random jitter from the measurement of total jitter. In this document, val-
3 ues of random jitter always refers to a peak to peak value. By defining random jitter as a peak to peak
4 value, total jitter can always be a sum. The jitter output measurement methodologies covered in this docu-
5 ment are separated into measurements of random jitter or deterministic jitter.
6

7 It is not enough to consider only the jitter contribution of elements in a link in terms of total jitter. The
8 behavior of the receiver in the presence of jitter must be specified. The key circuit in the receiver that must
9 be specified is the Clock and Data Recovery (CDR) circuit. The CDR is the circuit that extracts the clock
10 from the serial data. The recovered bit clock from the CDR is used to clock the serial data into a flip flop
11 and deserialize the data for use by follow-on circuits.
12

13 CDR circuits, whether analog PLL-based (Phase-Locked Loops) or digital-based, react differently depend-
14 ing on the rate of change or frequency of the timing misplacement. If the rate of change is gradual and
15 "trackable" by the CDR, no bit errors occur. If jitter is instantaneous (within one bit time) and of sufficient
16 amplitude (such as 50% of a bit time), the CDR cannot track the timing shift and the recovered bit may be
17 in error.
18

19 The ability of a CDR to successfully recover data in the presence of jitter is called jitter tolerance. Jitter tol-
20 erance is measured as the jitter amplitude over a jitter spectrum for which the CDR achieves a specified bit
21 error rate. A jitter tolerance measurement is performed as a bit error rate measurement under the pres-
22 ence of a controlled amount of jitter.
23

24 Fibre Channel is a plesiochronous network. The FC network timing mechanism for accommodating nomi-
25 nal Baud variation involves port elasticity buffers. Without this mechanism, a port cannot tolerate frequency
26 differences. This means each port is responsible for absorbing the frequency difference and retransmitting
27 based on its local frequency. Transmission frequency is assumed to be different at each port. Every Fibre
28 Channel port has an elasticity buffer to absorb this frequency difference. The mechanism for network tim-
29 ing is assumed to work and the implications regarding buffer size are not covered in this document.
30

31 Achieving the targeted 10^{-12} bit error rate for an open market, multi-vendor solution, requires specifying
32 and controlling the jitter response and contribution of the various components, devices, and systems used
33 in the network.
34

35 **6 Fibre channel physical layer implementation**

36 **6.1 FC-0 interface overview**

37
38
39 The ANSI X3.230-1994 (FC-PH) specification defines interfaces within Fibre Channel's FC-0 layer which
40 span the parallel encoded transmitted data interface to the parallel, encoded receiver interface. The FC-0
41 transmitter interface definitions and the FC-0 receiver definitions are shown in figure 2 and figure 3 respec-
42 tively.
43
44
45
46
47
48
49
50
51
52
53
54
55
56




Figure 2 – FC-0 transmitter interface (FC-PH Figure 9, Pg 17)




Figure 3 – FC-0 receiver interface (FC-PH figure 10, pg 17)

In the ANSI specification, the interfaces “a” through “e” are for references only and are implementation dependent. Jitter allocation budgets are based on these interfaces and are specified in table J.1 in the informative annex J of ANSI X3.230-1994. The 1,0625 gigabaud sections for table J.1 are replicated in table 1.

Table 1 – FC-PH GigaBaud portion of J.1 (FC-PH)

Variant	tr/ta(ns)		Jitter (Unit Interval - UI)							
	S	R	Component	b	b to S	S	S to R	R	R to c	c
100-SM-LL-L	0,37	NA	DJ	0,08	0,12	0,20	0	0,20	0,08	0,28
			RJ	0,12	0,20	0,23	0	0,23	0,35	0,42
			Total	0,20	0,32	0,43	0	0,43	0,43	0,70

Table 1 – FC-PH GigaBaud portion of J.1 (FC-PH)

Variant	tr/tf(ns)		Jitter (Unit Interval - UI)							
	S	R	Component	b	b to S	S	S to R	R	R to c	c
100-SM-LL-I	0,37	NA	DJ	0,08	0,12	0,20	0	0,20	0,08	0,28
			RJ	0,12	0,20	0,23	0	0,23	0,35	0,42
			Total	0,20	0,32	0,43	0	0,43	0,43	0,70
100-M5-SL-I	0,37	0,6	DJ	0,08	0,12	0,20	0,03	0,23	0,08	0,31
			RJ	0,12	0,20	0,23	0	0,23	0,31	0,39
			Total	0,20	0,32	0,43	0,03	0,46	0,39	0,70
100-TV-EL-S 100-MI-EL-S	0,4	0,7	DJ	0,08	0,02	0,10	0,31	0,41	-0,10	0,31
			RJ	0,12	0,01	0,12	NA	NA	NA	0,39
			Total	0,20	0,03	0,22	NA	NA	NA	0,70

Per annex J, only the jitter allocation at location S (shown in bold) is specified for interoperability.

In addition clause 7.3.2 of FC-PH-3 includes a normative receive eye diagram (figure 31) for copper interconnect and the associated table (table 12) which implies a total jitter at point R of 0,56 UI for inter-closure and 0,58 UI for intra-closure. It also has a statement in note 1 that the receiver must accommodate more jitter than listed in table 12 for allowance of external EMI induced events. These additional jitter requirements can be better specified and implemented using the concepts in this technical report.

6.2 Fibre channel storage implementation

Actual Fibre Channel system implementations do not easily fit into the compliance interfaces specified in FC-PHn. These interface locations and the jitter budgets at points other than S need to be unambiguously defined. This is particularly true given the inclusion of various active elements used in Fibre Channel implementations.

A Fibre Channel Port consists of the functional blocks shown in figure 4. From a timing and jitter perspective, the following characteristics must be noted. Fibre Channel uses plesiochronous timing where a port transmits data at a slightly different frequency from its receive data frequency. Elastic storage exists within the protocol function to absorb the frequency differences as well as the maximum wander present in the link. The serializer function is responsible for suppressing jitter components present in the port from propagating onto the link. The deserializer must recover a bit clock from the serial data which reliably allows the deserializer to provide parallel data and a recovered byte clock to the protocol function.





Figure 4 – Fibre channel device

1 A Fibre Channel link is a duplex serial data connection between two ports including the serializer, deserial-
 2 izer, PMD, connectors, and cable assemblies. A link is necessary for communication between two ports. A
 3 link includes a minimum of a pair of transmitter-receiver connections. A TxRx connection is a simplex link
 4 consisting of one transmitter-receiver pair. A link and a TxRx connection is shown in figure 5.



5
6
7
8
9
10
11
12
13
14
15 **Figure 5 – Fibre channel link**

16
17
18 A port by definition contains protocol intelligence, elasticity buffers to absorb wander, and locally timed
 19 serial data transmission. Other components in a TrRx connection may be used which attenuate jitter or
 20 reamplify the signal to improve the signal quality. In actual system implementations, these can include
 21 active buffers, port bypass circuits, or retimers. An example of a complex system implementation for stor-
 22 age application using Fibre Channel Arbitrated Loop is as shown in figure 6. In this system, a link between
 23 the host adapter Port and the disk drive in Port 2 is rather complex. This link would include a HA TX to
 24 HDD RX connection through a hub with repeaters, an enclosure with repeaters, and a backpanel with one
 25 PBC and a HDD TX to HA RX connection through multiple HDD Ports acting as retimer circuits, several
 26 port bypass circuits, an enclosure repeater, and a hub repeater.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56





Figure 6 – Example fibre channel link storage system implementation


As can be shown in figure 6, a Fibre Channel Arbitrated Loop is not necessarily a point to point link with only bulkhead compliance points. It must be clearly understood where TxRx connection interfaces exist within a system, so that jitter allocation compliance may be enforced.

In figure 7, three new compliance test points are defined which reflects manufacturers' interface boundaries. Compliance points are defined at the device (β), the internal connector (δ) and the system connector (γ). A reference point (α) is defined at the serialize/deserializer chip containing the re-timing function. A device such as a host adapter or disk drive intended for embedding into a larger system may have a connector which is not the actual system bulkhead connection. An internal connector compliance point is documented for those using interchangeable physical media choices through an internal connector. If the δ point is coincident with a β point, the jitter allocation for β takes precedence. An enclosure is something which houses a Fibre Channel port that passes emissions and safety certification. If the γ point is coincident with the β point, the jitter allocation at the γ point takes precedent. A system port (γ) is equivalent to the current S and R points in the FC-PH specification. All measurements are made through the appropriately mated connectors.

Figure 7 shows two examples illustrating the compliance points with and without the use of internal connectors for media interchange and with and without the use of retimers in the storage array. The γ and β points are coincident in the first host adapter example and the jitter allocation for the γ point will take precedence. The β point is defined to be the connector closest to the retimer element and takes precedence when it is coincident with an α point. This is seen in the second host adapter example. A retimer is used in the second storage array example. The retimer resets an internal compliance point such that all the jitter elements used internal to the storage array can use all the jitter budget allowed from β_T to β_R . The second storage array example also illustrates the use of the δ compliance point.



Without use of Internal δ Connector



Use of Internal Connector and Retimer

Note: α is a reference point, not a compliance point

Figure 7 – Compliance points for example fibre channel links

6.3 Jitter contribution elements

The implementation example in figure 6 shows several elements which degrade signal quality or enhance signal quality and ports that re-time to a local clock. The effect of each of these elements on jitter is summarized in table 2.

Table 2 – Jitter contribution elements

Element	Jitter Effect	Description
FC Port	Retime	A full FC-AL Port re-times data to its local clock. An elasticity buffer is included which absorbs the worst-case frequency mismatch between the receive data (recovered clock) and the local clock for the maximum frame length.
Retimer Node	Retime	A re-timer is a serial data in and serial data out node that re-times data to a local clock. The use of a retimer element has the same effect on resetting the jitter budget as an FC Port.
Repeater	Attenuate	A repeater is a serial data in and serial data out node that attenuates jitter by re-generating the serial data to a recovered and filtered bit clock.
Passive Equalizer	Attenuate	This is a passive filter which improves the serial data eye by compensating the frequency dependent effects of a bandwidth limited medium.
Buffer Element (Limiting Amplifier)	Degrade	An active buffer re-amplifies the signal to compensate for dc attenuation, but does not re-time the data and may introduce duty cycle distortion.
Media	Degrade	Fiber optics or copper cables degrade through effects such as attenuation and intersymbol interference (ISI).
Connector	Degrade	Electro-mechanical or opto-mechanical mating presents less than perfect mating such as impedance mismatch, crosstalk, etc. which degrades the serial data.
PMD	Degrade	Circuits for converting or coupling serializer output to media or media to deserializer input. Source of crosstalk and noise.

7 Jitter specification methodology

7.1 Current specification

The ANSI Fibre Channel specification X3.230-1994 only specifies measurement techniques for jitter generation. Two jitter generation measurement techniques are specified in X3.230-1994. One measurement is for deterministic jitter using a special Fibre Channel K28.5 pattern which contains the longest and shortest runs. The other measurement is for random jitter using a special Fibre Channel defined character, K28.7, which is a “clock-like” data sequence assumed not to contain deterministic jitter. The deterministic jitter measurement results in a peak to peak value and the random jitter measurement results in an RMS value. Per the FC-PH Annex J, the peak to peak value of random jitter is 14 times the RMS value for a 10^{-12} bit error rate. Total jitter is equal to peak to peak random jitter plus peak to peak deterministic jitter.

The methodology relying on repeated K28.7 characters for measuring RJ and repeated K28.5 for measuring DJ are flawed for the following reasons:

First, the assumption that all deterministic jitter is absent in the square-wave-like K28.7 is often incorrect. For instance, deterministic subharmonic processes in the transmitter may show up in this measurement. Ten picoseconds of such DJ could be accounted as $14 \cdot 10/2 = 70$ pS of RJ.

Second, while the maximum and minimum run length pulses in K28.5 are ideal for measuring data-dependent jitter due to cable skin effect, this method can completely miss some components of DJ. For instance, the subharmonic process described above (or any jitter effect not synchronous with the K28.5 pattern) would be completely removed by averaging. Also, transmitter mistiming of any of the 5 edges out of 10 missing in K28.5 would go undiscovered.

7.2 Jitter measurement definitions

The following jitter measurement categories are used in industry for testing serial data links and are defined in clause 3.3.

- Jitter Output
- Jitter Tolerance
- Jitter Transfer

The current ANSI specification provides no test definition for jitter tolerance or jitter transfer. The current ANSI specification refers to jitter generation rather than jitter output. Jitter generation is the contribution of the component under test to total system jitter. In specifying jitter generation, the current ANSI specification creates budgets for system components and ignores any jitter contribution resulting from the interaction of the components when integrated together.

7.3 Proposed specification methodology

The methodology proposed for jitter specification is an extension of the SONET jitter specification concepts. The first step is to implicitly specify the receiver CDR characteristic. The specification for the frequency response of the clock recovery circuit is determined by defining a jitter tolerance mask for the clock and data recovery function. Jitter occurring below the characteristic frequency will be tracked and will modify the recovered clock frequency whereas jitter above the characteristic frequency will not be tracked. This PLL characteristic exists for digital as well as analog (PLL-based) CDRs. Figure 8 schematically shows this tracking or frequency response characteristic. Additionally, at certain frequencies jitter peaking may occur whereby the output jitter is greater than the input jitter. It should be noted that the jitter peaking and CDR bandwidth property of some CDR's is a potential source of jitter degradation when used in repeaters within the interconnect. This document does not specify a separate requirement for jitter peaking and CDR bandwidth.




Figure 8 – PLL response

The proposed Fibre Channel jitter tolerance specification in figure 9 creates a jitter tolerance spectral requirement that is not currently specified in the FC-PHn document. The implication is that jitter output specifications at all compliance points will include frequency content based on the jitter tolerance mask critical frequencies.

Please note that when comparing this jitter specification to SONET jitter specification, the jitter tolerance masks are based on different test conditions.




Figure 9 – Mask of the sinusoidal component of jitter tolerance

The rationale for imposing a spectral characteristic on the jitter specification is to differentiate between jitter that is benign to a link's bit error rate performance and jitter that is detrimental to a link's bit error rate performance. High frequency jitter will have greater impact on bit error rate than low frequency jitter. Jitter specifications that include frequency content require additional testing; but lower systems costs can be achieved with the relaxation of the clock stability requirements.

A real example of being able to build lower cost systems by imposing the spectral characteristics to jitter relates to using lower cost reference clocks for the serializer clock multiplier PLL. Clock synthesizers are lower cost than crystal oscillators. Analysis of low-cost clock synthesizers shows an unacceptably large jitter content. Further analysis shows that most of the clock jitter is low frequency which will pass unattenuated out of the physical media transmitter. However, the receiver CDR will reliably track this low frequency jitter and will properly recover the data. Implicit in this is the requirement that the protocol chip must have sufficient elastic store to handle the low frequency jitter transmitted across the physical layer.

In addition to differentiating between benign and detrimental jitter, a need exists to clarify the existing receiver jitter tolerance allocation indicated in the informative Annex J of the FC-PH document. What is 70% eye closure? What is this intended to test? Two CDR characteristics are important for reliable serial communication: CDR loop dynamics and CDR strobe error. These CDR characteristics becomes increasingly important as repeaters are used in Disk Arrays and Hubs.

8 Jitter test methodologies

8.1 Goals

The measurement techniques researched and documented for this technical report are to fulfill the compliance test requirements. Measurement techniques must take into account the signals available at each point and clearly specify whatever triggering requirements are necessary. Clocks are not available at all Fibre Channel compliance points. Therefore measurement techniques requiring clocks are generally used for component level tests. Clocks are not assumed to be available for system or interconnect tests.

8.2 Jitter tolerance test methodologies

Jitter tolerance is a measure of how well a Clock and Data Recovery Unit (CDR) tolerates various forms of jitter. Two aspects of CDR behavior are important. The first is how much eye closure the CDR can tolerate with its recovered bit clock strobe optimally placed in the eye. This reflects how well the CDR centers its recovered bit strobe in the data eye and how small the setup and hold times are for the CDR's input flip flop. The second is how the CDR recovered bit clock wanders as it attempts to track jitter within or below its passband frequency. The second item is very much influenced by what jitter spectral components are present in the serial data and what system noise is coupled to the CDR bandpass filters.

As jitter tolerance is a measure of how much jitter a FC receive port can handle, it is fundamentally a bit error rate measurement. A bit sequence with a known quantity of jitter is provided to the CDR and the error rate of the receiver is measured. Jitter tolerance requires a error detector instrument used in conjunction with a pattern source and jitter generator. Being a bit error rate measurement, jitter tolerance generally requires long test times to ensure 10^{-12} bit error rate performance.

Thus jitter measurements at the component level can be done using an error detector instrument in conjunction with a pattern source and jitter generator. For device level and system level testing, the FC port will need to report errors. This document will not discuss methods to report errors at the protocol level.

The key specification for a jitter tolerance measurement is the specification of a jitter tolerance mask. The jitter tolerance test recommended here attempts to duplicate actual jitter conditions. A jitter tolerance mask with eye closure partitioned into a frequency sweep component, a random jitter component, and a deterministic jitter component is proposed for a comprehensive and consistent source. table 3 specifies the jitter components for the jitter tolerance test for test point α_R .

Table 3 – Jitter tolerance components

Component	Qty (UI) (p-p)
Sinusoidal Applied Jitter Sweep from $f_c/25\ 000$ to $\geq 5\text{MHz}$ (Example: $f_c=1,0625\ \text{Gb/s}$; 42.5 KHz to $\geq 5\text{MHz}$)	See Figure 9
Non-Sinusoidal Deterministic Jitter $f_c/1667$ to $f_c/2$ (Majority of jitter at $f_c/2$) (Example: $f_c=1,0625\ \text{Gb/s}$; 637 KHz to 531 MHz)	0,38
Random Jitter Bandwidth includes $f_c/1667$ to $f_c/2$ (Example: $f_c=1,0625\ \text{Gb/s}$; 637 KHz to 531 MHz)	0,22
Total	0,70

Using the jitter tolerance components, a thorough CDR test can be conducted including the interaction between the various real components. The CDR's passband characteristics will be determined using sinusoidal jitter sweep from 42.5KHz to 5MHz. The tolerance of the CDR to high frequency effects such as ISI and asymmetric rise and fall delay through active circuits is tested using the non-sinusoidal, high frequency component. The simultaneous excitation of the CDR with all three jitter components using a broad test pattern measures any interactions between the jitter components.

Jitter tolerance tests must also be performed under the stressed conditions of the transmitter bit clock frequency will be at a different frequency than the receiver bit clock. In other words, the receiver is asynchro-

nous with the transmitter in the port under test. Test patterns to be used in jitter tolerance testing and are defined in annex B.

Two jitter tolerance test methods are described in annex C with the key difference being how the jitter tolerance mask is generated and calibrated. The actual measurement is a bit error rate measurement made using an error detector. Both serial and parallel error detectors are available for the BERT test.


8.3 Jitter output test methodologies

Test methods to determine the total jitter output for each compliance point in the jitter allocation table are documented in annex D. These test methods reflect the spectral characteristics of the jitter tolerance mask specification. The biggest challenge in jitter output test is determining the jitter amplitude of random jitter and deterministic jitter.

The jitter output test methods summarized in table 4 are documented in Annex D. All jitter output measurements shall include filtering that meets the characteristics found in figure 10. For example, with an oscilloscope or BERT scan measurement that derives a clock from the serial data stream, the recovered clock must track all jitter below 637 kHz. For other methods such as TIA or frequency domain approach, equivalent filtering methods are recommended.

The jitter output test must also be performed under worst-case operating conditions. Jitter output must be tested while the adjacent (same port) receiver receives an asynchronous data stream over the ± 100 ppm frequency range.

Each measurement approach has its advantages and disadvantages. Table 4 summarizes the status of the measurement methods. To date, no empirical testing has been conducted to correlate the jitter output results of all the test methods.



Single Pole High Pass Filter Characteristic for Jitter Output Measurement

Figure 10 – Jitter output measurement recovered clock filter characteristics

Table 4 – Jitter output measurement method summary comparison

Test Method	Advantages	Disadvantages	Jitter Data Efficiency
Sampling Scope	Familiar and provides good qualitative information on jitter components. Provides time and amplitude components.	Difficult to reliably separate RJ and DJ components. Difficult to acquire noncoherent noise due to the infrequency of sampling relative to the signaling rate. Low jitter data content relative to test time.	Low

Table 4 – Jitter output measurement method summary comparison

Test Method	Advantages	Disadvantages	Jitter Data Efficiency
Time Interval Analysis	Fast measurement method Provides good quantitative information. Clockless testing method usable with components, devices, and systems.	Difficult to reliably separate RJ and DJ components. Difficult to acquire noncoherent noise due to the infrequency of sampling relative to the signaling rate.	Medium
Spectrum Analyzer	Easily extracts random from deterministic components Good tool for diagnosis due to ease of spotting frequency peaks to isolate some deterministic noise sources	Not intuitive for digital designers who operate in time domain. Difficult to determine data dependent jitter components. Poor tool for jitter compliance measurement.	Medium
BERT SCAN	Correlates jitter output to link BER impact.	Difficult to correlate to other test methods. Relative long test times due to need to make series of BER tests.	Very High
Time Domain Data Acquisition Histogram	Improves the extraction of RJ and DJ in the sampling scope and TIA approaches for separating RJ and DJ components.	No proven mathematical extraction algorithm has been established. Untested and uncorrelated.	Unknown

9 Example use of jitter specification methodology for FC-PH

9.1 Jitter specification measurement points

Jitter allocation specified in table 5 reflects the ability for a system integrator to mix and match components that were tested to the compliance limits proposed by this document. The manufacturer of a receive port should test that the receive port will tolerate more jitter than the corresponding output port is allowed to transmit.

The revised jitter compliance table 6 specifies a worst-case, multi-component jitter tolerance characteristic at a receive compliance point coupled with an equal or lower jitter output specification at the same compliance point.

This approach is fundamentally different than the current approach in FC-PH. It does not specify jitter generation per system component nor does it specify jitter budgets per component. Given the complexity of a Fibre Channel connection and the ability of a network integrator to use multiple jitter reduction techniques, this approach provides a means for network interoperability based on jitter output compliance points.

The compliance points provided in this clause translate into budget groups that component and interconnect suppliers can meet for interoperability. Components containing transmitters and CDR's are specified as the α points and interconnect budgets are specified between the γ points. Components used between defined compliance points are the responsibility of the component and system manufacturers.

β_R is the proposed compliance point for jitter tolerance and the α_R point is a reference point for components compliance. The definitions for the compliance measurement points are shown in figure 7. The measurement point for jitter tolerance reflects the point where the eye closure stimulus is applied.

Six proposed compliance measurement points and two reference points are specified for jitter output. The definitions for the compliance measurement points are shown in figure 7. The jitter output at each measurement point is the cumulative jitter allowed up to and including that point.

9.2 Jitter Budget Allocation

Two jitter budget tables are needed. One table is for compliance testing for jitter tolerance and another table for jitter output. The revised jitter budget is based on the revised measurement points for components, devices, and systems (α , β , δ , and γ).

9.3 Jitter Tolerance Specification

Jitter tolerance is specified only at one point, the deserializer's (component) input. The compliance table for jitter tolerance is shown in table 5. If the jitter tolerance test signal is applied at a point other than α_R , use the jitter output compliance values in table 6 for guidance and add a 0,10 UI Sinusoidal sweep from 637KHz to 5MHz. The system or device design may inject noise into the component through alternative paths other than the serial data path (i.e. VCC) which degrades jitter tolerance of the component. For this reason, it is recommended that jitter tolerance be verified in a system or device.

Table 5 – 1,0625 GBaud jitter tolerance allocation for α_R

Variant	Jitter (Unit Interval - UI)	
	Component	α_R
ALL	Sinusoidal swept frequency (42.5KHz to \geq 5MHz)	See Figure 9
	DJ (637KHz - 531MHz)	0,38
	RJ (637KHz - 531MHz)	0,22
	Total (637KHz - 531MHz)	0,70

The jitter output table shows a 0,6 UI jitter output allowed at the α_R reference point. This is the allowed measured jitter output at the α_R reference in a system or device. An additional 0.10 UI is allowed between the α_R jitter output and the α_R jitter tolerance due to unspecified (environmental/system noise) components not present under component test.

9.4 Revised Jitter Output Allocation Tables

table 6 contains a preliminary proposal of a self consistent set of jitter output specification for the compliance test points. The values in the jitter output allocation table assume ISI equalization (if any) is part of the cable assembly between the γ_T and γ_R points. However it does not assume the usage of repeaters or retimers between the γ_R and α_R points.

Note: α , β , δ , γ are defined in Figure 7.

This technical working group recommends that the internal device connector, such as a disk drive connector, be a compliance point. For this reason, the β_R and β_T electrical compliance values are the jitter compliance values to be met by device manufacturers and system implementers.

Using the revised jitter output specifications in table 6, a new jitter tolerance table, table 7, can be calculated using the guidelines found in clause clause 9.3.

It is recommended that the jitter output corner frequency be less than the corner frequency of the jitter tolerance mask for the CDR.

**Table 6 – 1,0625 GBaud jitter output allocation
(Passband of 637 KHz to greater than 5 MHz)**

Variant	Jitter (Unit Interval - UI)								
	Component	α_T	β_T	δ_T	γ_T	γ_R	δ_R	β_R	α_R
100-SM-xx-x (single mode)	DJ	0,10	0,11	0,12	0,20	0,20	0,36	0,37	0,38
	Total	0,21	0,23	0,25	0,43	0,43	0,56	0,58	0,60
100-Mx-xx-x (multi-mode)	DJ	0,10	0,11	0,12	0,20	0,23	0,36	0,37	0,38
	Total	0,21	0,23	0,25	0,43	0,46	0,56	0,58	0,60
100-xx-EL-x (copper)	DJ	0,10	0,11	0,12	0,13	0,35	0,36	0,37	0,38
	Total	0,21	0,23	0,25	0,27	0,54	0,56	0,58	0,60

Table 7 – 1,0625 GBaud jitter tolerance allocation example

Variant	Jitter (Unit Interval - UI)								
	Component	α_T	β_T	δ_T	γ_T	γ_R	δ_R	β_R	α_R
100-SM-xx-x (single mode)	DJ	0,10	0,11	0,12	0,20	0,20	0,36	0,37	0,38
	Sinusoidal	0,10	0,10	0,10	0,10	0,10	0,10	0,10	0,10
	Total	0,31	0,33	0,35	0,53	0,53	0,66	0,68	0,70
100-Mx-xx-x (multi-mode)	DJ	0,10	0,11	0,12	0,20	0,23	0,36	0,37	0,38
	Sinusoidal	0,10	0,10	0,10	0,10	0,10	0,10	0,10	0,10
	Total	0,31	0,33	0,35	0,53	0,56	0,66	0,68	0,70
100-xx-EL-x (copper)	DJ	0,10	0,11	0,12	0,13	0,35	0,36	0,37	0,38
	Sinusoidal	0,10	0,10	0,10	0,10	0,10	0,10	0,10	0,10
	Total	0,31	0,33	0,35	0,37	0,64	0,66	0,68	0,70

1. Note that the sinusoidal component of 0,10 UI is valid for frequencies of 637 Hz and higher. For frequencies below 637 Hz, the magnitude of the sinusoidal component must meet figure 9.
2. Although the jitter output corner frequency and jitter tolerance frequency maybe the same as detailed in this recommendation, it is recommended that the jitter tolerance corner frequency be greater that the jitter output corner frequency.

Annex A Bit Error Rate vs. Jitter Model

Measurement of bit error rate within a data eye is a valuable tool to infer jitter properties (see annex D.1). Insight into the relationship between jitter, eye opening and error rate can be gained through mathematical modeling.

A.1 Description of Mathematical Model

In figure A.1, consider a typical eye diagram that may be seen on an oscilloscope. For the purpose of discussion, assume that an ideal trigger source is used so that the eye is accurately depicted. Jitter is indicated by distributed transitions (crossings) of the threshold as the data toggles between logic states. Histograms of transition regions can be taken at the threshold level. The width of the histograms can then be estimated, including standard deviation, etc.





Figure A.1 – Eye Diagram Sketch

The histograms represent probability density functions (PDFs) of the jitter and statistically describe the locations in time of the transitions. The model creates synthetic versions of PDFs. The PDFs are placed with their means at the ideal transition times of the logic states. To simplify matters, the time scale is given in terms of unit intervals (UI) with 0.5 located at the exact center of the eye. The means of the two PDFs are at 0 and +1 UI.

Ideally, the receiver will sample the eye at the center where the tails of the transition histograms are small, as shown in figure A.2. In any case, an error will occur if a transition is on the wrong side of the sample point - when a transition from histogram 0 occurs to the right of (after) the sample point, and/or when a transition from histogram 1 occurs to the left of (before) the sample point. Remember that the tails of a normal (Gaussian) function are infinitely long.

To calculate the probability of either transition causing an error due to jitter, the area under its PDF tail on the errored side of the sample point (time) must be calculated. This is the complementary cumulative distri-

1 | bution function, or CDF. For the left hand PDF, the tail is integrated from to the sample point to $+\infty$; the
 2 | right hand PDF's tail is integrated from $-\infty$ to the sample point. The overall probability of transition error is
 3 | the sum of the two CDFs. It is assumed that the tails from neighboring bits contribute negligibly to the prob-
 4 | ability of error.



18 | **Figure A.2 – Eye Sampling and Probability of Error**

21 | Then, to determine bit error rate (BER), the probability of a transition-caused error must be multiplied by
 22 | the probability of a transition occurring. Nominally, the latter may be seen as the average transition density.
 23 | The model assumes typical data streams have a transition density of 50%.

24 | To demonstrate these concepts, define a general jitter PDF centered at 0, $JT(t,W,\sigma)$, where t is time, W is
 25 | the pk-pk value of deterministic jitter, and σ is the rms value of random jitter. The left PDF histogram (cen-
 26 | tered @ 0) will cause bit errors as

$$30 | \text{LBER}(st,W,\sigma) = \text{TD} \cdot \int_{st}^{\infty} JT(\tau, W, \sigma) \delta\tau$$

31 | where st is the sampling instant in time, and td is the transition density. Similarly, the right PDF histogram
 32 | (shifted and centered @ 1 UI) will cause bit errors as

$$33 | \text{RBER}(st,W,\sigma) = \text{TD} \cdot \int_{-\infty}^{st} JT(\tau - \text{UI}, W, \sigma) \delta\tau$$

34 | The sum of these two functions provides the total BER due to jitter,

$$35 | \text{TBER}(st, W, \sigma) = \text{LBER}(st, W, \sigma) + \text{RBER}(st, W, \sigma)$$

36 | In the BERT scan (see annex D.1), BER is measured as the sample point, st , is swept between the two
 37 | eye crossings. From the scan results, the jitter can be estimated. This is also done (simulated) below with
 38 | the model by generating the CDFs. Again, summing the two CDFs yield the total probability of error. This

expression indicates the probability of error as a function of sample point location and density function width. This is commonly known as a BER bathtub curve.

A.2 Random Jitter

This clause demonstrates the model using only random, or Gaussian, jitter (RJ). For RJ, the key parameter to be specified is the standard deviation, σ , of the PDF. W , the deterministic jitter magnitude, is 0 in this case. $JT(\tau, W, \sigma)$ for Gaussian jitter, centered at 0, is

$$JT(t, W, \sigma) = \frac{1}{\sqrt{2 \cdot \pi}} \cdot \frac{1}{\sigma} \cdot e^{-\left(\frac{t^2}{2 \cdot \sigma^2}\right)}$$

The CDF for a Gaussian function is the complementary error function (erfc). Figure A.3 shows plots of the PDFs (dashed) and corresponding CDFs (solid). (The PDFs displayed have been normalized to unity-height to make them plot better - the CDFs were generated from unity-area PDFs). The CDF include the multiplier for transition density (50%). In this example, the standard deviation of the PDFs is 0.05 UI rms.




Figure A.3 – Eye diagram statistics, linear scale

The CDFs from the two sides show the bathtub shape. The bathtub appears to have a wide flat bottom where the probability of error is small. Fibre Channel specifies the error rate to be better than 10^{-12} . In

order to visualize such small values of probability, a log scale must be used for the probability (BER) axis. See figure A.4. It can be seen that the eye opening is approximately 30% at 10^{-12} .




Figure A.4 – Eye Diagram Statistics, log scale

The plots in figure A.5 show the error probabilities for σ values of 0.03, 0.05 and 0.1 UI rms. The curve for $\sigma = 0.1$ UI shows there is no margin against the 10^{-12} error rate specification. The $\sigma = 0.03$ UI curve indicates an eye opening of around 58% at 10^{-12} , and $\sigma = 0.05$ UI has an opening of about 30%.




Figure A.5 – Eye diagram statistics, log scale, different sigmas

A.3 Addition of Deterministic Jitter

Total jitter is usually comprised of both random and deterministic components. Consider now that the PDFs include deterministic jitter (DJ). The general theory for mapping total jitter PDFs with DJ to BER through the CDF is identical to the theory for RJ alone.

In general, the DJ component will have its own PDF, and the combined total jitter PDF will be a convolution of the DJ and RJ PDFs. For purposes of simplification in the present model and document, it is assumed that the DJ PDF is comprised only of a pair of delta functions. Other PDFs are certainly possible. An example of such a DJ PDF is pure duty cycle distortion (DCD). When convolved with RJ, two Gaussian functions result, one for each of the DJ terms. If they are close together (DJ small relative to RJ), the two density functions will overlap.

The magnitude of DJ, W , is given as peak-to-peak. Therefore, each delta function will be offset from the mean crossing position by the peak value of DJ, $W/2$. The magnitude of σ for RJ, in this case, is 0. The PDF for deterministic jitter, centered at 0, is given by

$$JT(t, W, \sigma) = \frac{\delta\left(t, -\frac{W}{2}\right)}{2} + \frac{\delta\left(t, \frac{W}{2}\right)}{2}$$

When convolved with random jitter, the PDF, centered at 0, becomes

$$JT(t, W, \sigma) = \frac{1}{2 \cdot \sqrt{2 \cdot \pi} \cdot \sigma} \cdot \frac{1}{\sigma} \cdot \left(e^{-\left[\frac{\left(t - \frac{W}{2}\right)^2}{2 \cdot \sigma^2}\right]} + e^{-\left[\frac{\left(t + \frac{W}{2}\right)^2}{2 \cdot \sigma^2}\right]} \right)$$

Figure A.6 presents the total jitter PDF and BER functions for 0.2 UI DJ pk-pk with low values of RJ (0.005 UI rms).




Figure A.6 – Eye diagram statistics, dual-delta function DJ.

The overall eye opening at 10^{-12} is approximately 73%. Figure 7 shows the total jitter PDF and BER functions again with DJ = 0.2 UI pk-pk, but now with RJ = 0.03 UI rms. Note how the 2 delta function / RJ convolution terms now overlap within each total jitter histogram. The eye opening at 10^{-12} is now approximately 38%.




Figure A.7 – Eye diagram statistics, increased RJ.

The eye can be closed by DJ and RJ in different combinations. Figure A.8 shows 3 combinations, with each showing approximately 30% eye opening at 10^{-12} .




Figure A.8 – Various combinations of DJ and RJ.

Annex B Test Bit Sequences

B.1 Test bit sequence characteristics

Test Bit Sequences are the bit sequences that are transmitted by a serializer onto a link or bit sequences received by a deserializer from the link used to test an FC link's jitter compliance. Test bit sequences have a large impact on stressing the system's jitter characteristics.

Several examples of test bit sequences are described in this annex to illustrate how bit sequences stress different aspects of a CDR circuit:

Low Frequency Pattern: This pattern contains bit sequences that can generate low frequency spectral components that can produce severe signal distortion if the 3 dB low frequency cut-off of any high pass filter or component is not chosen correctly. Because it represents nearly the maximum signal bandwidth required for any pattern, it is suspected of suffering the most from signal distortion on a metallic transmission line. (This second point remains to be proven by simulations or experiments).

Low Transition Density Patterns: These patterns contain bit sequences that have long runs of 1s or 0s.

High Transition Density Patterns: These patterns contain bit sequences that have short runs of 1s and 0s.

Composite Patterns: A composite pattern contains combinations of the above three types of patterns.

Low and high transition density patterns are meant to generate pattern dependent timing jitter from line distortions. Composite patterns tend to be patterns that test various components on the link, such as, the receiver clock recovery circuits.

B.1.1 Low Frequency Pattern

Low frequencies in the spectrum can be generated by following the outer contours of the trellis diagram of figure B.1 which represents the disparity versus time for the Fibre Channel 8B/10B code.




Figure B.1 – 8B/10B code trellis diagram

Starting at a byte boundary with a running disparity of +1, the pattern '1101001010' (D11.5) follows the upper contour and encloses the maximum area between the zero disparity line and the upper envelope of all possible patterns. D11.5 is repeated for n bytes, where n is 12 or greater. Then a rapid transition is

made to the lower envelope by the pattern '1101001000' (D11.7). Then the pattern '0010110101' (D20.2) follows the lower contour and is also repeated n times. The transition back to the upper contour is accomplished by the pattern '0010110111' (D20.7), followed by 2 bytes of D11.5. This sequence includes a run of 5 zeros followed by a single 1, and a run of 5 ones followed by a single 0. These 2 sequences are usually most prone to errors. The larger the value of n, the lower the frequencies generated. The worst case is approached asymptotically with increasing n.

Simulations with this kind of pattern, passing through a single pole high pass filter can cause amplitude and time penalties. Table B.1 shows these penalties with the parameter n at 12 and the 3 dB cutoff at a frequency 'f' expressed as a fraction of the baud 'fo.' The eye closure penalty expresses the amplitude penalty in dB and in the time domain penalty as a fraction of a baud (UI). The simulation model includes also a low pass filter as specified for FC measurements with a cut-off at 0.75 of the baud. For example of a sig-

Table B.1 – Eye closure penalties for low frequency pattern with n=12

3dB Cut-off (f/fo) MHz	Amplitude Penalty (dB)	Time Penalty (UI)
0.0001	0.02	
0.0002	0.03	
0.0005	0.08	0.015
0.0010	0.18	0.025
0.0025	0.53	0.04
0.005	1.12	0.06
0.01	2.15	0.1
0.02	4.10	0.175
0.04	8.13	0.23
0.05	10.1	0.275

nalng rate of 1063 MBd, a 3dB cutoff of 1.06 Mhz is approximately 0.001 (f/fo).

Patterns with n=100 and using the special character K28.5 for the transitions between the upper and lower contours have produced additional eye penalties from 0.05 dB for the lower values of f/fo up to 0.4 dB for the larger values.

From the above it is clear, that the recommendation for the lower 3dB cut-off at 0.04 of the baud as specified in the Table F.6 of Appendix F of the Fibre Channel (FC-PH) is misleading and would require extensive signal conditioning.

Table B.2 shows the low frequency pattern as described above. As with all similar tables in this annex, the table is broken up into four representations of the pattern which include the FC characters (with the 8b hex values), encoded 10b hex, binary, and 40b hex word. The first row contains the FC characters used and defined in clause 11 of FC-PH. The second row contains the encoded 10b hex values for each character. These 10b values are in little endian format. They can be used when looking at the encoded/decoded parallel data. The third row contains the transmission in-order binary data. The fourth row contains the 40b hex version of the binary data. Both the third and fourth rows can be used to program pattern generators. As for running disparity, the value is indicated at the beginning and end of each word.

Table B.2 – Low frequency pattern

D11.5 (ab)		D11.5 (ab)			D11.5 (ab)			D11.5 (ab)		
14b		14b			14b			14b		
1101	0010	1011	0100	1010	1101	0010	1011	0100	1010	
d	2	b	4	a	d	2	b	4	a	
Byte = D11.5 is repeated > 12 times.										
D11.7(eb)		D20.2 (54)			D20.2 (54)			D20.2 (54)		
04b		2b4			2b4			2b4		
1101	0010	0000	1011	0101	0010	1101	0100	1011	0101	
d	2	0	b	5	2	d	4	b	5	
Byte = D20.2 is repeated > 12 times.										
D20.2 (54)		D20.7 (f4)			D11.5 (ab)			D11.5 (ab)		
2b4		3b4			14b			14b		
0010	1101	0100	1011	0111	1101	0010	1011	0100	1010	
2	d	4	b	7	d	2	b	4	a	

B.1.2 Low transition density patterns

The code with the restrictions imposed by the FC standard cannot generate contiguous runs of 5 bits with the same value. For data characters, a maximum of 5 contiguous runs of 4 are possible, starting with bit 'g' of a coded byte. For positive starting disparity, the sequence is generated by (D14.7, D30.7, D7.6) and ends with negative disparity. For reverse polarities the sequence is (D17.7, D30.7, D7.1). It is recommended to include both versions.

The lowest transition density which can be maintained indefinitely is 3 per byte starting with the bit 'b' or 'i' with run lengths of 433433433... The data pattern for the run of 4 starting with bit 'b' is (m x D30.3), for either starting polarity, where m may be any integer number of 2 or greater. For the run of 4 to start with bit 'i', the pattern is generated by (D28.7, D3.7) when starting with positive disparity, and by (D3.7, D28.7) when starting with negative disparity.

To just measure jitter and amplitude distortion from this source, a short sequence should be sufficient. A suitable test pattern for both of these patterns is (D14.7, D30.7, D7.1, m x D30.3). Table B.3 shows this pattern.

Table B.3 – Low transition density pattern

D14.7 (ee)		D30.7 (fe)			D7.6 (c7)			D17.7 (f1)		
04e		21e			187			3b1		
0111	0010	0001	1110	0001	1110	0001	1010	0011	0111	
7	2	1	e	1	e	1	a	3	7	

Table B.3 – Low transition density pattern (Continued)

D30.7 (fe)		D7.1 (27)			D30.3 (7e)			D30.3 (7e)	
1e1		278			0e1			31e	
1000	0111	1000	0111	1001	1000	0111	0001	1110	0011
8	7	8	7	9	8	7	1	e	3
D30.3 (7e)		D30.3 (7e)			D30.3 (7e)			D30.3 (7e)	
0e1		31e			0e1			31e	
1000	0111	0001	1110	0011	1000	0111	0001	1110	0011
8	7	1	e	3	8	7	1	e	3
Byte = D30.3 is repeated < 2 times.									
D28.7 (fc)		D3.7 (e3)			D28.7 (fc)			D3.7 (e3)	
21c		1e3			21c			1e3	
0011	1000	0111	0001	1110	0011	1000	0111	0001	1110
3	8	7	1	e	3	8	7	1	e

B.1.2.1 Half-rate square pattern

The half rate square pattern (contiguous runs of 1010 ...) can be generated by (q x D21.5) which starts with a one, or by (q x D10.2) which starts with a zero. Sequences using D21.5 followed by some slower pattern such as the quarter-rate square wave and then followed by a sequence of D10.2 and then again by a low transition pattern should be used to test circuit asymmetries.

B.1.2.2 Quarter-rate square pattern

Contiguous runs of two ones (00110011 ...) in phase with the byte boundaries can be generated by (p x D24.3), independent of the starting disparity. If p is an even number, the starting and ending disparity remain unchanged. The sequence [q x (D25.6, D6.1)], or [q x (D6.1, D25.6)] generate identical waveforms with a phase shift of 1 baud interval, also independent of the starting disparity. D6.1 starts with a single zero bit and D25.6 starts with a single one bit. Table B.4 contains both the half-rate and quarter-rate patterns.

Table B.4 – Half-rate and quarter-rate patterns

D21.5 (b5)		D21.5 (b5)			D21.5 (b5)			D21.5 (b5)	
155		155			155			155	
1010	1010	1010	1010	1010	1010	1010	1010	1010	1010
a	a	a	a	a	a	a	a	a	a
Byte = D21.5 is repeated q times.									

Table B.4 – Half-rate and quarter-rate patterns

D24.3 (78)		D24.3 (78)			D24.3 (78)			D24.3 (78)		
0cc		333			0cc			333		
0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	
3	3	3	3	3	3	3	3	3	3	
Byte = D24.3 is repeated q times.										
D10.2 (4a)		D10.2 (4a)			D10.2 (4a)			D10.2 (4a)		
2aa		2aa			2aa			2aa		
0101	0101	0101	0101	0101	0101	0101	0101	0101	0101	
5	5	5	5	5	5	5	5	5	5	
Byte = D10.2 is repeated q times.										
D25.6 (d9)		D6.1 (26)			D25.6 (d9)			D6.1 (26)		
199		266			199			266		
1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	
9	9	9	9	9	9	9	9	9	9	
Byte = D25.6, D6.1 is repeated q times.										
D6.1 (26)		D25.6 (d9)			D6.1 (26)			D25.6 (d9)		
266		199			266			199		
0110	0110	0110	0110	0110	0110	0110	0110	0110	0110	
6	6	6	6	6	6	6	6	6	6	
Byte = D6.1, D25.6 is repeated q times.										

B.1.2.3 Ten contiguous runs of 3

Starting and ending with a positive disparity, the data pattern (D14.7, D7.7, D28.3, D17.1) generates ten contiguous runs of 3 starting in bit 'g' of the first byte. Similarly, the pattern (D17.7, D7.7, D3.3, D14.6), starting and ending with negative disparity also generates 10 contiguous runs of 3. Both sequences can be repeated as many times as desired.

Table B.5 – Ten runs of 3 assuming positive disparity

D14.7 (ee)		D7.7 (e7)			D28.3 (7c)			D17.1 (31)		
04e		1c7			31c			271		
0001	0010	0011	1000	1110	0011	1000	1110	0011	1001	
7	2	c	8	e	3	8	e	3	9	
Repeated q times.										

-or-

Table B.6 – Ten runs of 3 assuming negative disparity

D17.7 (f1)			D7.7 (e7)			D3.3 (63)			D14.6 (ce)	
3b1			238			0e3			18e	
1000	1101	1100	0111	0001	1100	0111	0001	1100	0110	
8	d	c	7	1	c	7	1	c	6	
Repeated q times.										

B.1.3 Composite patterns

For the measurement of jitter at various points of the link, patterns should combine low frequency, low transition density and high transition density patterns. All but the low frequency pattern can be kept short for measurements of the jitter. The low frequency pattern needs to be longer so that lower frequency jitter will be included. By including all of the patterns, the resulting composite pattern will stress components within the link with low and high frequency jitter, asymmetrics, amplitude distortions, and low and high transition densities. Moreover, Composite patterns should be used for specification compliance testing. Examples of composite patterns are discussed in subsequent clauses within this annex.

B.2 Compliant transmit jitter test bit sequences

The current test methods, specified in the FC-PH standard, consists of using K28.5 and K28.7 sequences for DJ and RJ respectively. The K28.5 test sequence consists of the highest frequency and lowest frequency components (run length of 5 and run length of 1) in a concise 20 bit sequence if both disparities are used. The K28.7 has no data dependent components and is in essence a 106.25 MHz square wave.

In addition to the test sequences already defined in the FC-PH standard, the following test bit sequences are proposed for the transmitter:

RPAT Random data pattern

CRPAT Random data pattern in a valid FC frame


B.2.1 Random test bit sequence

The intent of the random test pattern is to provide a data pattern with broad spectral content and minimal peaking that can be used for component and system level (FC-AL type) architectures for the measurement of jitter output. The development of this pattern is specific to FC TX jitter testing and provides both component and system vendors a common data pattern use when performing TX jitter measurements. A flat spectral content pattern is used to insure that any peaking seen during TX jitter testing can be attributed to the component and not the spectral content of the data. Given the broad (white) spectral content of the RPAT test pattern, this can also be used as an industry standard for EMI testing bounded by IDLEs or ARBs.

B.2.1.1 Background - fibre channel frame

For test bit sequences to carried on active FC links the test bit sequences will need to be embedded into the constructs of link traffic. These constructs include fill words and FC frames. The illustration below summarizes the frame format. Between frames, a FC link must be filled with primitive sequences such as

1 IDLEs, R_RDYs, ARBs, etc. At the N Port transmitter, there shall be a minimum of six primitive signals
 2 between frames.
 3



4
5
6
7
8
9
10 **Figure B.2 – Fibre channel frame**

11 There are eight different SOF delimiter functions, all of which assume negative disparity, two of which are
 12 used for Class 3. The SOFi3 would only be used once when sending data and all subsequent SOFs are
 13 SOFn3. There are six EOF delimiter functions of either positive or negative disparity. The disparity of the
 14 EOF is determined by the value of the CRC. The CRC is determined by the contents of the header and
 15 payload. Valid SOFs and EOFs used with patterns in this annex are shown in table B.7.
 16

17
18 **Table B.7 – Valid fibre channel frame delimiters**

Delimiter & Function	Beginning Disparity	Ordered Set
SOFn3	Negative	K28.5 D21.5 D22.1 D22.1
EOFn	Negative	K28.5 D21.4 D21.6 D21.6
EOFn	Positive	K28.5 D21.5 D21.6 D21.6

19
20
21
22
23
24
25
26
27
28
29
30
31 **B.2.1.2 Original RPAT**

32 The original RPAT data pattern is designed specifically to provide a broad/flat frequency spectrum. RPAT's
 33 data codes are valid 8b/10b codes but are not FC compliant as a data payload due to character placement
 34 and disparity conflicts. The "10b" code represents the 10b encoded data bytes. The "10b hex" is the hex
 35 representation of the 10b encoded data. The RPAT pattern assumes negative running disparity. The FFT,
 36 in figure B.3, was run on the 10b hex data as a pure 1s and 0s data stream. Rise times are not accounted
 37 for and assumed perfect.
 38
 39

- 40
41 8b: BC, BC, 23, 47, 6B, 8F, B3, D7, FB, 14, 36, 59
 42 10b: k28.5, k28.5, D3.1, D7.2, D11.3, D15.4, D19.5, D23.6, D27.7, D20.0, D21.1, D25.2
 43 10b hex: 3EB0 5C67 85D3 172C A856 D84B B6A6 65
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56




Figure B.3 – FFT of Original RPAT




Figure B.4 – FFT of Compliant RPAT

B.2.1.3 Compliant RPAT (CRPAT)

In order for a host adapter to transmit any test bit sequence, the test bit sequence must comply with all FC rules, and specifically, the frame construct. To generate an FC compliant RPAT (CRPAT) while attempting to maintain the flat spectrum characteristics of the original RPAT data pattern, some modifications are required. Modifications to the original RPAT include:

- Removal of two consecutive K28.5 codes at the beginning of RPAT
- Replacing K28.5s with D30.2 and D30.5
- Re-arrangement of the data codes required to maintain disparity balance.

The header for this purpose can be considered the same as the payload since all that is desired is that the host adapter transmit the data or the disk drive re-transmit the data. The payload will consist of the modified RPAT repeated 16 times. Each frame will be preceded or followed by six idle primitives.

The CRPAT pattern is specifically designed to have a broad spectrum which will produce a worst case scenario with regard to deterministic jitter generation. By embedding the payload with 16 repeating modified RPATs, the spectral contribution of the SOF, CRC, EOF, and idle primitives can be minimized.

Figure B.4 is the FFT of the FC Compliant RPAT. The spectral content is fairly broad and flat much like the original RPAT. Moreover, the spectrum analysis of both the original RPAT and the FC Compliant RPAT are almost equivalent. The FC Compliant RPAT patterns shows some peaking near 100 MHz but should be insignificant.

The pattern in table B.8 represents the CRPAT. It consists of six idle primitives, an SOF, the RPAT pattern repeated 16 times, a CRC, and a EOF. Using a repeating CRPAT, can be used at all levels of development including system, and component design.

Table B.8 – CRPAT Test Bit Sequence

K28.5 (bc)		D21.4 (95)			D21.5 (b5)			D21.5 (b5)		- Idle Primitive (repeated 6 times)
17c		115			155			155		
0011	1110	1010	1010	0010	1010	1010	1010	1010	1010	
3	e	a	a	2	a	a	a	a	a	
Above Idle Primitive is repeated 6 times.										
K28.5 (bc)		D21.5 (b5)			D22.1 (36)			D22.1 (36)		+ Start of Frame: Class 3 nor- mal (SOFn3)
17c		155			256			256		
0011	1110	1010	1010	1010	0110	1010	0101	1010	1001	
3	e	a	a	a	6	a	5	a	9	
D30.5 (be)		D23.6 (d7)			D3.1 (23)			D7.2 (47)		+ +
161		197			263			2b8		
1000	0110	1011	1010	0110	1100	0110	0100	0111	0101	
8	6	b	a	6	c	6	4	7	5	

Table B.8 – CRPAT Test Bit Sequence (Continued)

+	D11.3 (6b)		D15.4 (8f)			D19.5 (b3)		D20.0 (14)			-	RPAT Pattern (repeated 16 times)
	30b		2c5			153		0b4				
	1101	0000	1110	1000	1101	1100	1010	1000	1011	0100		
	d	0	e	8	d	c	a	8	b	4		
											+	-
D30.2 (5e)		D27.7 (fb)			D21.1 (35)		D25.2 (59)					
29e		1e4			255		299					
0111	1001	0100	1001	1110	1010	1010	0110	0110	0101			
7	9	4	9	e	a	a	6	6	5			
Above 12 byte RPAT pattern is repeated 16 times.											+	+
D14.7 (ee)		D3.1 (23)			D21.2 (55)		D22.0 (16)					
04e		263			295		356					
0111	0010	0011	0001	1001	1010	1001	0101	1010	1011			
7	2	3	1	9	a	9	5	a	b			
											+	-
K28.5 (bc)		D21.5 (b5)			D21.6 (d5)		D21.6 (d5)					
283		155			195		195					
1100	0001	0110	1010	1010	1010	1001	1010	1010	0110			
c	1	6	a	a	a	9	a	a	6			

B.3 Compliant Receive Jitter Test Bit Sequence

For receiver jitter tolerance testing a pattern must expose a receiver's CDR to large instantaneous phase jumps. To do this, the overall pattern should alternate repeating low transition density patterns with repeating high transition density patterns. The repeating 10b character durations should be longer than the time constants in the receiver clock recovery circuit. This will assure that the clock phase has followed the systematic pattern jitter and the data sampling circuitry will be exposed to large systematic phase jumps. This will stress the timing margins in the received eye. The following test bit sequences are proposed for receive jitter tolerance testing:

- JTPAT Jitter tolerance pattern used to test receivers
- CJTPAT Jitter tolerance pattern in a valid FC frame

B.3.1 Receive Jitter Tolerance Pattern

Table B.9 shows how low and high density patterns can be used. Here, the low density pattern is a repeating D30.3 and the high density pattern is a repeating D21.5. Using these two patterns together will test the systematic pattern jitter causing phase jumps. The run length of these two patterns are related to the time constants of the PLL. For the JTPAT the following assumptions were made:

1. Average FC traffic transition density is approximately 50%.
2. CDR time constant is inversely proportional to transition density.
3. To obtain at least 95% settling a pattern duration needs to be greater than 3 time constants
4. The PLL's minimum bandwidth for FC transceivers is 637kHz.

100 10 bit characters at 50% transition density meets these assumptions. The repeating D21.5 has a 100% transition density and the repeating 30.3 has a 30% transition density. Because of the above assumptions, the duration of the high transition density pattern needs to be at least 50 10 bit characters. As for the low transition density pattern, it need to be at least 167 10 bit characters.

Table B.9 – JTPAT

D30.3 (7e)		D30.3 (7e)			D30.3 (7e)			D30.3 (7e)		
0e1		31e			0e1			31e		
1000	0111	0001	1110	0011	1000	0111	0001	1110	0011	
8	7	1	e	3	8	7	1	e	3	
Byte = D30.3 is repeated > 167 times.										
D21.5 (b5)		D21.5 (b5)			D21.5 (b5)			D21.5 (b5)		
155		155			155			155		
1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	
a	a	a	a	a	a	a	a	a	a	
Byte = D21.5 is repeated > 50 times.										

B.3.2 Compliant Receive Jitter Tolerance Pattern

Creating a Compliant Receive Jitter Tolerance Pattern (CJTPAT) requires adding SOF, CRC, EOF and Idles. In order to use the above JTPAT more fully, each of the possible phase shifts introduced will have two polarity versions. That is, a phase change may start with a 0 and transition to a 1 or vise versa. Additional characters have been added to produce both polarity changes for each phase shift. Table B.10 shows the resulting CJTPAT. For overall jitter tolerance testing both the CJTPAT and the above CRPAT should be used.

Table B.10 – CJTPAT

K28.5 (bc)										D21.4 (95)					D21.5 (b5)					D21.5 (b5)					Idle Primitive (repeated 6 times)
17c										115					155					155					
0011	1110	1010	1010	0010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010						
3	e	a	a	2	a	a	a	a	a	a	a	a	a	a	a	a	a	a	a						
Above Idle Primitive is repeated 6 times.																									
K28.5 (bc)										D21.5 (b5)					D22.1 (36)					D22.1 (36)					SOFn3
17c										155					256					256					
0011	1110	1010	1010	1010	0110	1010	0101	1010	1001	0110	1010	0101	1010	1001	0110	1010	0101	1010	1001						
3	e	a	a	a	6	a	5	a	9	a	a	a	a	a	a	a	a	a	a						
Above 4 byte pattern is repeated 41 times.																									
D30.3 (7e)										D30.3 (7e)					D30.3 (7e)					D30.3 (7e)					Low Density Transition Pattern
0e1										31e					0e1					31e					
1000	0111	0001	1110	0011	1000	0111	0001	1110	0011	1000	0111	0001	1110	0011	1000	0111	0001	1110	0011						
8	7	1	e	3	8	7	1	e	3	8	7	1	e	3	8	7	1	e	3						
Above 4 byte pattern is repeated 41 times.																									
D30.3 (7e)										D30.3 (7e)					D30.3 (7e)					D20.3 (74)					Transferring from Low to High Transi- tion Densities
0e1										31e					0e1					0f4					
1000	0111	0001	1110	0011	1000	0111	0000	1011	1100	1000	0111	0000	1011	1100	1000	0111	0000	1011	1100						
8	7	1	e	3	8	7	0	b	c	8	7	0	b	c	8	7	0	b	c						
Above 4 byte pattern is repeated 41 times.																									
D30.3 (7e)										D11.5 (ab)					D21.5 (b5)					D21.5 (b5)					High Density Transition Pattern
31e										14b					155					155					
0111	1000	1111	0100	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010						
7	8	f	4	a	a	a	a	a	a	a	a	a	a	a	a	a	a	a	a						
Above 4 byte pattern is repeated 41 times.																									
D21.5 (b5)										D21.5 (b5)					D21.5 (b5)					D21.5 (b5)					High Density Transition Pattern
155										155					155					155					
1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010						
a	a	a	a	a	a	a	a	a	a	a	a	a	a	a	a	a	a	a	a						

Table B.10 – CJTPAT (Continued)

Above 4 byte pattern is repeated 12 times											
D21.5 (b5)		D30.2 (5e)			D10.2 (4a)			D30.3 (7e)			
155		2a1			2aa			31e			
+	1010	1010	1010	0001	0101	0101	0101	0101	1110	0011	+
	a	a	a	1	5	5	5	5	e	3	
D30.3 (7e)		D30.3 (7e)			D30.3 (7e)			D30.7 (fe)			
0e1		31e			0e1			21e			
+	1000	0111	0001	1110	0011	1000	0111	0001	1110	0001	-
	8	7	1	e	3	8	7	1	e	1	
D21.7 (f5)		D14.1 (2e)			D22.7 (f6)			D29.6 (dd)			
1d5		24e			216			19d			
-	1010	1011	1001	1100	1001	0110	1000	0110	1110	0110	+
	a	b	9	c	9	6	8	6	e	6	
k28.5 (bc)		D21.5 (b5)			D21.6 (d5)			D21.6 (d5)			
283		155			195			195			
+	1100	0001	0110	1010	1010	1010	1001	1010	1010	0110	-
	c	1	6	a	a	a	9	a	a	6	

Transferring from High to Low Transition Densities

CRC

EOF_n

B.4 Supply Noise Test Bit Sequences

It has been found that a test bit sequence of repeating D31.3 characters creates the worst case power supply noise introduced by a transceiver. The noise is caused by the maximum Simultaneously Switching Output (SSO). The following test bit sequences are proposed for SSO noise testing:

- SPAT Supply noise data pattern causing maximum SSO noise for transceivers
- CSPAT Supply noise data pattern in a valid FC frame

B.4.1 Supply Noise SPAT

The pattern in table B.11 represents the SPAT. It is a test bit sequence that creates the SSO noise by causing all the individual TX and RX parallel data lines to switch per 10b character.

Table B.11 – Supply Noise Test Bit Sequence

D31.3 (7f)			D31.3 (7f)			D31.3 (7f)			D31.3 (7f)		
335			0ca			335			0ca		
1010	1100	1101	0100	1100	1010	1100	1101	0100	1100		
a	c	d	4	c	a	c	d	4	c		

Above 4 byte pattern is repeated 512 times.

B.4.2 Supply Noise CSPAT

Just as the RPAT bit sequence can be packaged into a Fibre Channel frame for use in a system level test, the SPAT can be surrounded by SOF, CRC, and EOF to create a Compliant SPAT (CSPAT).

Table B.12 – Compliant Supply Noise Test Bit Sequence

K28.5 (bc)			D21.4 (95)			D21.5 (b5)			D21.5 (b5)			- Idle Primitive
17c			115			155			155			
0011	1110	1010	1010	0010	1010	1010	1010	1010	1010	1010		
3	e	a	a	2	a	a	a	a	a	a		
Above Idle Primitive is repeated 6 times.												
K28.5 (bc)			D21.5 (b5)			D22.1 (36)			D22.1 (36)			+ SOFn3
17c			155			256			256			
0011	1110	1010	1010	1010	0110	1010	0101	1010	1001			
3	e	a	a	a	6	a	5	a	9			
Above SOFn3 is repeated 6 times.												
D31.3 (7f)			D31.3 (7f)			D31.3 (7f)			D31.3 (7f)			+ Supply Noise Pattern (q = 512)
0ca			335			0ca			335			
0101	0011	0010	1011	0011	0101	0011	0010	1011	0011			
5	3	2	b	3	5	3	2	b	3			
Above 4 byte Supply Noise pattern is repeated 512 times.												

Table B.12 – Compliant Supply Noise Test Bit Sequence

D17.7 (f1)		D22.4 (96)			D27.6 (db)			D23.4 (97)		
231		2d6			1a4			117		
1000	1100	0101	1010	1101	0010	0101	1011	1010	0010	
8	c	5	a	d	2	5	b	a	2	
K28.5 (bc)		D21.4			D21.6 (d5)			D21.6 (d5)		
17c		115			195			195		
0011	1110	1010	1010	0010	1010	1001	1010	1010	0110	
3	e	a	a	2	a	9	a	a	6	

CRC:
Pattern de-
pendent

EOFn

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

Annex C

Jitter Tolerance Test Methodologies

An important measurement in determining link integrity is the characterization of a receiver's (i.e. CDR's) ability to tolerate jittery inputs yet recover error-free data. This is accomplished by inputting a well-controlled, jittery signal to a CDR while measuring the BER at the output of the CDR. As the source signal is modified in amplitude and/or spectral content, the change in BER is measured. This Appendix describes some useful test methodologies for testing a receiver's jitter tolerance.

C.1 Calibration of a Signal Source using the BERT Scan Technique

The jitter model described in Annex A can be used to calibrate the signal source for tolerance measurements as well as to provide a method for extrapolating lower bit error rates. In this approach, the test technique referred to as a "BERT scan" is performed. Refer to Annex D for a description of the BERT scan test. In this test, the signal source is evaluated by moving the BERT's error detector's strobe placement until a bit error rate is measured. This is done for various bit error rates which require reasonably short test times such as 10^{-5} , 10^{-7} , and 10^{-9} BER.

Plotting the points on a graph of bit error rate versus eye opening, a "bathtub" curve results similar to the simulated graph shown in the figure below. The graph may be curve-fitted using the jitter model of Annex A to perform a best fit in order to report the RJ and DJ values for the signal source under test. A source meeting the tolerance mask requirements in clause 10.1, Table 8, will look similar to the bathtub plot shown in the figure below. The peak-to-peak sinusoidal jitter and the nonsinusoidal deterministic jitter will form the straight wall portion of the bathtub curve. The wall's sloped component is due to random jitter. The model allows data taken at several quick BERs (i.e. 10^{-5} , 10^{-7} , and 10^{-9}) to extrapolate the jitter at much lower BERs (i.e. 10^{-12})

This BERT scan test can serve as the initial target for determining a tolerance compliance mask to be applied at either point α_R . The proposed eye closure provides a 30% eye opening at the receiver input. For Fibre Channel integration, one can substitute ISI or RJ eye closure for the sinusoidal eye closure amount dependent on media characteristics.





Figure C.1 – Example of "Bathtub" Curve



SINE: Sinusoidal Jitter Modulation
DJ: Filter or Cable Length
RJ: White Noise Source

Figure C.2 – BERT Jitter Tolerance Source

The figure above shows an example of how to generate controlled amounts of jitter in a signal to be used for tolerance measurement. Three sources of jitter are provided: Sinusoidal (SINE), Deterministic (DJ) and Gaussian (RJ). Each of these is added to the serial signal generated by a BERT Pattern Generator. A sine wave generator modulates the clock to the Pattern Generator to provide Sinusoidal jitter modulation from 10 Hz to 5 MHz. A filter or cable adds deterministic jitter. A white noise source with a bandwidth between 500 and 1000 MHz is added to the signal to provide random jitter. A limiting amplifier is used to add the deterministic and white noise sources and amplify the signal to eliminate the effects of slew rate and amplitude from the test. The output of the setup has controlled amounts of the three types of jitter which can then be used for receiver tolerance testing. If the clock data recovery circuit has a corner frequency above the maximum sine wave generator frequency, be sure to increase the amount of the applied deterministic jitter by the amount of the expected sinusoidal jitter (0.1 UI for fibre channel).

When calibrating the jitter source, care should be taken to use a golden PLL in the trigger path if any concern exists that the imposed jitter has some frequency content below 637 kHz.

C.2 Sinusoidal Jitter Modulation

This measurement technique is similar to the one used by SONET. Jitter is introduced by sinusoidal modulation of the serial data bit sequence. The frequency can be swept to determine the loop bandwidth of the

CDR. The variable sinusoidal modulation of a bit sequence is accomplished by using a frequency synthesizer to modulate a clock source for a pattern generator. This is shown in figure C.3.




Figure C.3 – Sinusoidal Jitter Tolerance Measurement

The figure above shows an example of a test setup used to input carefully controlled jittered signals into the Device Under Test, in this case a 10-bit Serializer/Deserializer (SerDes) chip, in order to measure receiver tolerance. A BERT (Bit Error Rate Tester) is used to generate serial data in its Pattern Generator and check the recovered/retransmitted data in its Error Checker. Sinusoidal jitter is generated by modulating the clock into the BERT with a sine wave of selectable frequency and amplitude. A Sinusoidal Synthesizer produces the sine wave input to a clock source which outputs the BERT clock that is modulated by the sinewave. A jitter analyzer controls the Pattern Generator, Synthesizer and Clock source while monitoring the Error Checker in order to produce the jitter transfer curve of the DUT. The standard SONET jitter tolerance source will provide jitter modulation up to 0.10 UI. Using this, the CDR's bandwidth can be determined to be above 637KHz. The jitter components for nonsinusoidal and random jitter must be added to the BERT's signal. This can be achieved through adding a length of cable for an additional 0.38 UI closure and a random noise source for an additional 0.22 UI closure.




Figure C.4 – Example of Jitter Test Setup for 10-bit SerDes

C.3 Direct Time Synthesis

Direct Time Synthesis is a method of generating phase changes on serial bit sequences through digital delay calculations rather than analog modulation. In essence, it operates in the time domain rather than frequency domain. Due to this technique, Digital Time Synthesis, has a high degree of flexibility in generating jitter. The test setup and test technique of a representative system is as shown in figure C.5.

Using Direct Time Synthesis, the sinusoidal modulation technique can be replicated without separate pattern generator, clock source, and frequency synthesizer. Additionally, Direct Time Synthesis can generate eye closure.




Figure C.5 – Direct Time Synthesis Jitter Tolerance Test Setup

Annex D

Jitter Output Test Methodologies (Informative)

D.1 Jitter Output Test Methodologies

Four methodologies for measuring jitter output are described in this Annex¹:

- Time domain measurement describes techniques using an oscilloscope to characterize the transmitted *data eye*.
- Time interval analysis describes techniques based on accurate measurement of the time interval between threshold crossings of the transmitter waveform.
- Frequency domain measurement provides formulas for converting spectrum analyzer measurements into time domain jitter values.
- BERT scan test describes a procedure for characterizing jitter on a transmitted data waveform by moving the data sampling point within the data eye.

D.2 Time Domain Measurement - Scope and BERT Scan

D.2.1 Overview

The advantage of time domain measurement is its ease of understanding and its coverage of both voltage amplitude and time eye closure. It is easy to grasp that if the eye is larger than the eye mask, it must be ok. This is not necessarily true. Given the probabilistic nature of random jitter, it is necessary either to test for an extended amount of time to reach a high confidence level for achieving 10^{-12} bit error rate or to perform some kind of statistical extrapolation.

The following technique can be used to measure the total jitter for achieving 10^{-12} bit error rate. Total jitter includes the deterministic jitter and the random jitter. This technique uses the basic assumption that only the tails of the jitter distribution will be truly Gaussian and that all other sources are bounded and deterministic. This scheme is shown in figure D.1.

1. Earlier methodologies relying on repeated K28.7 characters for measuring RJ and repeated K28.5 for measuring DJ are flawed for the following reasons:

First, assuming that all deterministic jitter is absent in the square-wave-like K28.7 is often incorrect. For instance, deterministic subharmonic processes in the transmitter may show up in this measurement. Ten picoseconds of such DJ could be accounted as $14 \cdot 10 / 2 = 70$ pS of RJ.

Second, while the maximum and minimum run length pulses in K28.5 are ideal for measuring data-dependent jitter due to cable skin effect, this method can completely miss some components of DJ. For instance, the subharmonic process described above (or any jitter effect not synchronous with the K28.5 pattern) would be completely removed by averaging. Also, transmitter mistiming of any of the 5 edges out of 10 missing in K28.5 would go undiscovered.




Figure D.1 – Time Domain Total Jitter Calculation

In this approach, a jitter histogram¹ is collected by any means (sampling scope, time interval analyzer, BERT, etc.). The best-fit Gaussian distributions for each tail are determined². Because this total jitter histogram is assumed to be the convolution of some tailless deterministic jitter distribution with a single Gaussian random component of jitter, σ^+ should equal σ^- . However, since the deterministic component is, in general, not symmetric, μ^+ generally does not equal $-\mu^-$. DJ is defined to be the distance between μ^+ and μ^- (i.e., $\mu^+ - \mu^-$). RJ is defined to be $7\sigma^+ + 7\sigma^-$.

D.2.2 Golden PLL

When testing at the component level, the data clock is usually stable (although it may be a byte-rate clock) and available for use in triggering the oscilloscope. In the case of a system test, the clock is usually not available and/or may have low frequency jitter (below CDR critical frequency). In this case as shown in figure D.3, the clock may be derived using a golden PLL which is defined later in this clause.

The unit under test is setup to output one of the serial bit patterns specified for testing. This serial bit pattern is transmitted to the input of a high speed sampling scope and a golden PLL. The golden PLL extracts a reference clock (refclk) to trigger the sampling scope. The golden PLL tracks low frequency jitter from the unit under test and triggers the scope correspondingly such that the only data collected is in the desired frequency range. Figure D.5 shows a block diagram of a time domain measurement setup using a golden PLL. For the most adverse testing conditions, the unit under test should operate its receive port asynchronously from its transmitter port under test. This will then test for any interaction which may occur between the receiver and the transmitter.

1. See Annex A.1.

2. At the time of this writing, the most common technique for determining this best fit involves the human eyeball. Work is ongoing to develop automated fitting algorithms, but the number of parameters involved (e.g., how much of the Gaussian distribution is the "tail", how to weight the small values at the (very important) end of the tail, etc.) will probably always necessitate human interaction in any practical tail-fitting algorithm.

Using a golden PLL for the time domain jitter output measurement not only filters out low frequency jitter¹, but also facilitates testing of devices and systems that do not provide a clock for triggering a scope. Specifications for the golden PLL for use in the time domain is shown in figure D.2 and figure D.3.





Figure D.2 – Golden PLL Block Diagram

When the Golden PLL is used as an oscilloscope trigger, passing of low frequency jitter from the data to be displayed on the oscilloscope to the trigger input removes this low frequency jitter from the display. The corner frequency corresponds to the point at which receivers must begin to track this low frequency jitter.



Single Pole Low Pass Filter Characteristics ($Jitter_{Data}$ input to $Jitter_{Clock}$ output)

Figure D.3 – Golden PLL Frequency Response

D.2.3 Time Domain Scope Measurement

Time domain measurement uses the high speed sampling scopes to view the jitter output data eye. Most high speed sampling scopes today provides features to collect and present data on the output jitter. Some oscilloscopes provide a feature to compare the measured data to an “eye mask.” An eye mask is a specification for allowed eye opening. The advantage of an eye mask is that it tests for amplitude as well as timing compliance. Figure D.4 shows a graphical representation of an eye pattern and an eye mask used for testing for compliance.

1. This approach does not perfectly compensate for low frequency jitter. Particularly, use of the *low frequency pattern* described in Annex B can induce jitter in the CDR output that was not present in the input data. This induced jitter of the *golden PLL* clock can cause the measured jitter to be up to double the actual jitter.




Figure D.4 – Eye Mask

The general physical media transmitter pulse shape characteristics are specified in the form of a mask of the transmitter eye diagram at any of the compliance measurement points. These characteristics include rise time, fall time, pulse overshoot, pulse undershoot, and ringing, all of which prevent excessive degradation of the receiver sensitivity. For the purpose of an assessment of the transmit signal, it is important to not only consider the eye opening, but also the overshoot and undershoot limitations. The parameters specifying the mask of the transmitter diagram (eye mask) can be found in the clause of the applicable physical layer specification whether it be copper or fiber physical media. The eye mask through its use of a specified time range in which the transmit signal can change state from the logic low to logic high levels is also specifying a measure of the allowed jitter.

This clause is meant to discuss how the eye mask can be used to measure jitter and also discuss the limitations of the method.

An informative document describing the test procedure for measuring optical eyes can be found in the following reference:

TIA/EIA-526-4 OFSTP-4 "Optical Eye Pattern Measurement Procedure"

The eye pattern measurement procedure is valid only when the data clock can be derived or accessed and the total jitter is less than one unit interval. Thus, generally, the eye pattern test using the eye mask is valid for evaluating jitter when the jitter frequencies of interest are restricted to values above the response corner frequency of the clock recovery circuit as defined by the jitter tolerance mask. In the case of fiber channel at 1,0625 GBaud, the corner frequency is established by this document to be 637KHz.

The eye mask is valid when a worst case data pattern is used to establish a worst case data dependent jitter for the eye diagram measurement.

FC-PHn defines the low pass filter to be used when measuring the eye diagram. An optical eye usually uses a fourth order Bessel-Thompson filter for a low pass filter with a filter bandwidth of $0.75 \cdot \text{Baud}$ (for 1,0625 GBaud, $0.75 \cdot 1,0625 \text{GHz} = 797 \text{ MHz}$). For the optical eye, the Bessel-Thompson filter is used in order to approximate the filter characteristics of the link optical receiver thus filtering any high frequency ringing of the optical waveform that would not be transferred through the link receiver. In addition, the Bessel-Thompson filter is applicable since it is a linear phase filter and thus does not introduce additional jitter while filtering the high frequencies.

Copper physical media also uses an eye mask, but a low pass filter is not used.

It is strongly advised *not* to use the eye mask to verify that total jitter is within specification because of the nature of the test. The eye mask test is generally a short test and thus the eye diagram is not captured for a sufficient time to capture the full extent of the random jitter's peak to peak value. It is necessary to cap-

ture the eye pattern for a sufficient period to insure the full extent of the deterministic jitter is captured by the test instrument.

Since the random jitter for a BER of 10^{-12} works out to be approximately 14 times the one sigma of random jitter (for a Gaussian jitter distribution), it is not possible to measure the full peak to peak value of the RJ. It is recommended that the eye mask mid-amplitude crossing point be established to take into account the finite time used to collect the eye diagram¹.

For example the (zero-to-peak) width of the mid-amplitude crossing point, X1, could be:

$$X1 = DJ/2 + 3 * \text{standard deviation of random jitter} = DJ/2 + 3 * RJ/14$$

The value of 3 sigma for the random component would establish a probability of about 0.001 that a sampled edge would cross the threshold outside +/-X1 (that is, within the data eye mask). This is comparable to the number of oscilloscope samples many use to establish the eye pattern. Because of the probabilistic nature of random jitter, then it is possible to capture data points within the eye mask. It is important to allow for this by recommending either a repeat of the test or an analysis of the probability to verify that it is within acceptable limits.




Figure D.5 – Time Domain Jitter Output Test (Golden PLL)

D.2.4 BERT Scan

A BERT Scan can be used to characterize the interconnect as it relates to bit error rates. In doing so, it obviates the need for determining the quantity of RJ and DJ components.

The BERT Scan approach when used in conjunction with the jitter model of Annex A can provide random and deterministic jitter components and provides a mechanism to extrapolate to lower Bit Error Rates (less than 10^{-15}) without impossibly long test times. Current BERTs on the market do not perform this test automatically.

An interconnect under test in this approach includes everything up to the test point. If this is the γ_R point that is under test, it includes the jitter generated by the transmitter, any coupling circuits, and the interconnect up to that point inclusive of the connector.

1. The eye mask time values given in FC-PH3 are based on the full 14 times one sigma, so masks using these values applied to oscilloscope-acquired eye diagrams will show considerable margin between eye and mask.

Two approaches can be taken, one with access to the system clock (component test) and one without (system test). The test setup is shown in figure D.6.




Figure D.6 – BERT Scan Jitter Output Test

D.3 Time Interval Analysis

D.3.1 Introduction

Time Interval Analysis (TIA) uses many accurate, single-shot, edge-to-edge time measurements. The statistics of these measurements can be used to perform the total jitter calculation described in the preceding clause. The power density spectrum of random jitter (R_j) can also be derived using arbitrary serial data. Deterministic jitter (D_j) can also be measured by this technique.




Figure D.7 – Time Interval Analysis Jitter Output Test

D.3.2 “Clock-less” Jitter Measurement

In many cases, a low-jitter, bit-rate clock will not be available for triggering an oscilloscope to directly display jitter in a serial data waveform. Also, any low frequency *wander* of the data waveform may be actually within jitter specifications, but can close the data eye completely on an oscilloscope display. For this situation, a *time interval analyzer (TIA)* provides an alternative technique to jitter measurement.

The capabilities of a time interval analyzer assumed here are:

- accurate, single shot measurement of time delay between threshold crossings of a serial data waveform
- independent selection of rising or falling edges for the measurement start and stop
- ability to specify the number of skipped edges between the measurement start and stop

Equipment with two separate inputs and programmable thresholds may permit effective differential measurements.

D.3.3 TIA Data Reduction Procedure

The difference between TIA data and the threshold crossings displayed on an oscilloscope is that each TIA data point is the instantaneous jitter of the second threshold crossing (X_2) minus the instantaneous jitter of the first threshold crossing (X_1) plus some integral number of ideal Unit Intervals ($n \cdot UI$). That is, each measured value, T , equals $(X_2 - X_1) + n \cdot UI$. Assuming an ideal trigger, the oscilloscope, on the other hand, displays only X_2 .¹

The following list describes the general procedure for acquiring and reducing TIA data:

- Data is taken via a TIA instrument skipping various numbers of edges between the start and stop edge of the measurement. (The selection of starting edge needs to be randomized, since the instrument is more likely to become ready for a new measurement during a long pulse than during a short one. If this is not done, the resulting statistics are skewed.)




Figure D.8 – Histogram of raw TIA data

- When the data is collected into a single distribution, as shown above, a sequence of maxima corresponding to the data edge positions is evident. The data must be “binned” according to how many unit intervals the datum spans. Hence, each data point, T_i , is now associated with an integer, n_i . (As the measurements get longer and n gets larger, the individual bin distributions overlap, and data can no longer be separated into bins. This limits the maximum value for n in this approach¹. (To detect jitter down to the 637 kHz jitter tolerance breakpoint as the -3 dB frequency,

$$n = 1 + \frac{1.0625 \times 10^9 \times \text{transition density}}{637 \times 10^3 \times 4\sqrt{2}}).$$

- The exact value of UI is now determined as the slope of a linear regression fit of the T_i to the n_i . (As a check, the intercept value from this linear regression should be zero.)
- The histograms for the above n bins can now be combined into a single histogram (shown at right) by defining, $Y_i = T_i - n_i \cdot UI = (X_2 - X_1)_i$, the difference of the instantaneous jitter of the two edges.




Figure D.9 – Histogram of Reduced TIA Data (multiples of UI removed)

A number of different analyses can now be done from this starting point. These will be described in the following clauses.

1. This assumes a perfect, jitter-free, signal rate scope trigger -- which is a big assumption. If the trigger has jitter, X_t , then the jitter that is displayed is X_2 minus X_t . Also, if the trigger is, for instance, at the byte rate, then any jitter synchronous with the byte rate is missed. Neither of these are problems for TIA measurements.

1. More complicated arming capability of the TIA might relax this constraint. For example, if the start and stop events for the measurements could be specified as a fixed edge within a k28.5 character, then the bin widths could be 10 UI wide, rather than just one UI.

D.3.4 Total Jitter Calculation

DJ and RJ can be calculated from the histogram of the Y_i data following the Gaussian tail-fitting procedure described at the end of clause D.2. Due to the fact that the TIA data is the difference of two jittered edge crossings ($X_2 - X_1$), two corrections need to be made. First, the value for DJ needs to be reduced by half. This is because the peak-to-peak values of the deterministic components of X_2 and X_1 add linearly, and DJ is defined to be the peak-to-peak value of only one jittered edge.

Second, the value for RJ derived from the Gaussian tail fit must be reduced by a factor of $1/\sqrt{2}$. Again, this is because the calculated value is for the difference of the Gaussian components of X_2 and X_1 , and the standard deviation of the difference of two Gaussian distributions is $\sqrt{2}$ larger than the standard deviation of the individual distributions¹.

D.3.5 Power Density Spectrum of Jitter


While detailed information on the spectrum of jitter is not needed to verify jitter output specification compliance, this data can be quite useful for diagnosing the causes of jitter. The considerable literature and measurement procedures for frequency stability can be employed to characterize jitter. Several references are:

- "Characterization of Frequency Stability in Precision Frequency Sources", Jacques Rutman et al, P. IEEE, vol 79, number 6, pages 952-960, June 1991.
- "Characterization of Frequency Stability: Frequency-Domain Estimation of Stability Measures", Donald B. Percival, P. IEEE, vol 79, number 6, pages 961-972, June 1991.
- "Statistics of Time and Frequency Data Analysis", David W. Allan et al, Chapter 8 of "Time and Frequency: Theory and Fundamentals", NBS Monograph 140, May 1974.

The area in this body of literature that seems most suited to being adapted for use with TIA measurements is the *Allan variance*:

The first equality above is the definition of the simplest form of Allan variance, but using the edge position, X , rather than the first backward difference of X (a measure of frequency) which is standard in the definition. The variable, τ , is the time delay between the ideal threshold crossings, $n_1 \cdot UI$ and $n_2 \cdot UI$. τ is then $(n_1 - n_2) \cdot UI$, so the Allan variance can be viewed as $\sigma^2_X(n)$, that is, a function of the number of UI between edges, $n = n_1 - n_2$. The $\langle \rangle$ brackets indicate a (theoretically infinite) time average.

1. A little background on the 2 versus $\sqrt{2}$ issue: The figure at the right shows the addition of two independent a) uniform distributions to create a triangular distribution, and b) Gaussian distributions to create another Gaussian distribution. In each case, the sigma of the sum is $\sqrt{2}$ larger than the sigma of the distributions that were added. For the uniform and triangular distributions, the span covering all but 10^{-12} of the population is smaller than the peak-peak span by negligibly small deltas. However, the delta is less negligible for the triangular distribution (10^{-6}) than for the uniform distribution (10^{-12}). In the limit, such additions produce Gaussian distributions (ref: the Central Limit Theorem) where the tails are infinite and this delta is not negligible. The span covering all but 10^{-12} of a Gaussian-distributed population is proportional to the sigma of the distribution, which increases as $\sqrt{2}$ as such distributions are added (or subtracted).



$$\begin{aligned}\sigma_X^2(\tau) &= \frac{1}{2} \langle (X_2 - X_1)^2 \rangle \\ &= \langle X^2 \rangle - \langle X_2 X_1 \rangle \\ &= \text{var}(X) - \mathfrak{R}_X(\tau)\end{aligned}$$

The second line is simple algebra, but may create difficulty if the measured data is not filtered, since X is, in general, not *stationary* (the variance is infinite due to the wander of the transmitting frequency source). The motivation for this form is that the second term, $\langle X_1 X_2 \rangle$, is the *autocorrelation function*, $\mathfrak{R}_X(\tau)$, (again, this can be viewed as a function of n, the number of UI that the measurement spans). The Fourier transform of $\mathfrak{R}_X(\tau)$ is the *spectral density function* of the jitter¹.

As an example, consider jitter that varies sinusoidally: $X(t) = A \cos(\omega t + \Phi)$. The Allan variance is then:

$$\begin{aligned}\sigma_X^2(\tau) &= \frac{1}{2} \langle [X(t + \tau) - X(t)]^2 \rangle \\ &= \frac{A^2}{2} \langle [\cos(\omega(t + \tau) + \Phi) - \cos(\omega t + \Phi)]^2 \rangle \\ &= \frac{A^2}{2} \langle [1 - \cos(2\omega t + 2\Phi + \omega\tau)] \times [1 - \cos(\omega\tau)] \rangle \\ &= \frac{A^2}{2} [1 - \cos(\omega\tau)]\end{aligned}$$

As expected, the first term, $A^2/2$, is the variance (i.e., mean squared value) of a sinusoid. The second term is the autocorrelation function of a sinusoid. The Fourier transform of this second term yields a single spectral line at ω .²

The *power spectral density* of the jitter is calculated from the reduced TIA data as follows:

- For each integer value, n, the average squared value of the Y_i 's that have their corresponding $n_i = n$ is calculated. (These are statistics of the individual "bumps" in the histogram of figure D.8.) One half this value for each bin is the value of $\sigma_X^2(\tau = n \cdot \text{UI})$ for the corresponding n. That is, if there are

1. A few more words about the difference between this formulation and the standard Allan variance definition: The variable y_i in the standard Allan variance definition, $\sigma_y^2(\tau) = \frac{1}{2} \langle (\bar{y}_2 - \bar{y}_1)^2 \rangle$, is a backward difference of the edge position (i.e., phase), X_i . Hence, a flat spectral density for the jitter is equivalent to a spectral density for frequency variation that rises at 6 dB per octave because frequency is the derivative of phase. Similarly, a frequency variation with flat spectral density will produce a jitter spectral density that falls at 6 dB per octave.

2. Because the mathematics is linear, this example can be extended to jitter that is the weighted sum of any number of sinusoids of any frequencies. That is, if the jitter is given by $X(t) = \sum_i a_i \cos(\omega_i t + \Phi_i)$ then

the Allan variance is:



$$\sigma_X^2(\tau) = \sum_i \frac{a_i^2}{2} [1 - \cos(\omega_i \tau)]$$

num_i Y_i's corresponding to n_i = n, then $\sigma^2_X(\tau = n \cdot UI) = [\Sigma(Y_i)^2] / [2 \cdot \text{num}_i]$.

- The jitter variance, $\text{var}(X)$, is the average value of these values of $\sigma^2_X(n)$. Subtracting the $\sigma^2_X(n)$ sequence from this value yields an estimate of the autocorrelation sequence. The discrete Fourier transform of this sequence is the spectral density function (power density) of the jitter. (This process is depicted in the measurement setup -> time domain plot -> frequency domain plot sequence of figure D.7.)

D.3.6 Data Dependent (ISI) Jitter Measurement

Data dependent (ISI) jitter can be measured during transmission of the 8b/10b "comma" character (k28.5) because it contains both the minimum (1 UI) and maximum (5 UI) run lengths. Because of alternating disparity, the repeating pattern is 20 bits long:




Cable attenuation (and possibly other effects) produce variations in threshold crossing times (relative to an ideal bit clock). The idealized eye diagram at the right shows the above repeating data pattern passed through a long cable. All bit times are then superimposed. Five separate rising (falling) traces can be seen caused by each of the five rising (falling) edges in the pattern. This eye diagram shows about 250 pS of data dependent jitter.

The T_n above ($n=0, \dots, 20$) equal $n \cdot UI + X_n$, where $n \cdot UI$ is the ideal edge timing and X_n is the error (i.e., jitter). The jitter will include both a random and a deterministic component. The random component will be removed by averaging. The following discussion in this clause assumes that this has been done. Deterministic jitter (Dj) is the max-to-min of the distribution of the X_i 's.

The TIA can measure $T_m - T_n$, for each m and n ($m, n=0, \dots, 20$). Because the above pattern repeats, $X_n = X_{n+20}$, for any edge, n . A measurement of $T_{n+20} - T_n$ (that is, skipping 10 edges between the start and stop edge) will be exactly equal to $20 \cdot UI$. The distribution of $X_i - X_j$, is theoretically symmetrical and with zero mean. Each element of the distribution can be viewed as the distance between threshold crossings of two of the edges in the preceding eye diagram.

Each pair of threshold crossing times, A and B, is represented exactly twice in the sample data -- once as A-B and once as B-A. In particular, the latest and earliest crossings produce both the maximum of the distribution (latest minus earliest) and the minimum of the distribution (earliest minus latest). The peak-to-peak jitter is simply latest minus earliest.



D.3.7 Jitter Measurement Using a Sampling Oscilloscope (DDJ and PWD)(




Figure D.10 – TIA Measurements using a Sampling Oscilloscope

As stated in clause D.3.3, an oscilloscope displays the time between trigger and displayed edge. If the trigger is also the input signal then the oscilloscope is essentially performing in the same way as a dedicated TIA instrument. However, as the only scopes capable of resolving time to a sufficient accuracy are sampling scopes, or digitizing scopes with a sufficiently large real-time bandwidth used in sampling mode, the waveform used for the measurement must be repetitive over a sufficiently small number of bit periods to allow the entire run length to be displayed. In practice this means not more than 40 bit periods. The pattern must also repeat such that it is both continuous and contiguous.

If this pattern contains both the K28.5 character and a sequence of alternating 1s and 0s then ISI and DCD can be directly measured. The jitter that remains can give an indication of any frequency modulation of the bit clock. The Fibre Channel LIP F7 primitive is a good choice being comprised of K28.5, D21.0 (which in following the K28.5 gives an 8 bit time sequence of 01010101), D24.7 and D23.7. This pattern, or a similar one, is also typically the default output by an FC device that is unconnected to any other FC device.

The measurement is set up by adjusting the timebase of the 'scope until not less than 40 bit times are displayed, then adjust the trigger hold-off of the scope until the four byte pattern 'freezes'¹. When this occurs the scope is triggering from the same edge in the four byte sequence. If averaging is then applied the time delay to the crossing of zero differential voltage of each edge can then be measured, as any jitter (both random and deterministic) not synchronous with the 40-bit repeating pattern will have been 'removed' by the averaging.² Once the data has been collected, it can be analyzed as follows:

1. From the time between the first measured edge and the same edge 40 bit periods away the mean bit time *tmb* can be calculated.
2. Using *tmb* the time that each edge would have crossed if no jitter had been present can be calculated. The difference between the no-jitter time and the actual time for each crossing can then be calculated. The sum of ISI and DCD is then obtained by calculating the difference between the most positive difference and the most negative difference.
3. To separate ISI and DCD from the total calculated in (2) determine the DCD from the variations over the clocklike bit periods and use this to recalculate the edge times if no DCD had been present. If the calculations in (2) are then repeated using these new values then the difference between the most positive error and the most negative error is the ISI.

1. Some scopes have the ability to trigger after 'n' number of events, in this case set the number of events to the number of zero crossings from 1 to 0, (or 0 to 1 depending on trigger polarity setting) contained within the 40 bit time pattern. (For the LIP F7 this is 11).

2. Some scopes have a statistical measurement mode. Such modes average in time, which is a better alternative than typical waveform averaging which is by voltage.

Beyond these results, each edge can be displayed, in turn, at increased resolution by using a window or delayed trace. The scope is then set up to measure (in statistical mode) the 'crossing point' of each edge, including the first edge of the second sequence, and also the jitter (pk-pk) present on each edge. This represents the statistical difference of the residual jitter (both random and uncorrelated deterministic) on the displayed edge and the prior data edge used for the trigger. As such, histograms of these jitter components can be analyzed using the technique outlined in clause D.3.4. Since the range of bit periods covered is relatively small, detection of the frequency spectra of this jitter (clause D.3.5) would be limited to those components above about 25 to 50 MHz.

This method, as described, is thus capable of giving values for ISI and DCD (which are accurate within the accuracies of the time measurement capabilities of the scope), a good indication of the amount of residual jitter and the possible detection of the presence of FM jitter.

D.4 Frequency Domain Measurement (Spectrum Analyzer)

Spectrum Analyzers provides data in the frequency domain rather than the time domain. A spectrum analyzer requires the SERDES to transmit "clock-like" data into a spectrum analyzer. An example of "clock" data is a K28.7 or a repeating bit sequence of 5 0's and 5 1's. Other clock examples of "clock" data are any bit sequences of alternating 0's and 1's. Whatever clock pattern is used, it defines a carrier frequency f_c . The spectrum analyzer provides a power (dBm) vs. frequency (Hz) plot as shown in figure D.11.




Figure D.11 – Representative Spectrum Analyzer Plot

Shown in figure D.12 is a representative spectrum analyzer setup.




Figure D.12 – Frequency Domain Test Setup (Spectrum Analyzer)

The spectrum analyzer provides considerable information to the tester, but for compliance testing, it is rather tedious. Software assistance is required to filter the information. The appropriate methodology would be to filter out the low frequency jitter, extract the deterministic jitter which is peak to peak and determine a RMS value for the random jitter and add the peak to peak deterministic jitter with 14X random jitter RMS value. Given this process, good correlation to time domain measurements have been obtained.

Frequency Domain Measurement Algorithm

The conversion process for evaluating the rms phase jitter from clock like data is summarized in table D.1.

Table D.1 – Frequency Domain Conversion

Spectrum	Description	Dimensions
$S_1(f)$	Spectrum Analyzer Output	dBm
$S_2(f) = (S_1(f) - dBm(carrier))$	Spectrum Relative to Carrier	dBc
$S_3(f) = (S_2(f) - 10\log(f_{NBW}))$	Spectrum Adjusted for Noise Bandwidth	dBc/Hz
$S(f) = \text{inverselog}\left[\frac{S_3(f)}{10}\right]$	Spectrum of Phase Noise	rad ² /Hz
$\overline{\Phi^2} = \int_{SB} S(f)df$	Mean Square Phase Noise	rad ²
$J_{rms} = \frac{\Phi_{rms}}{2\pi f_c}$	Time Domain RMS Phase Jitter	seconds

If the spectrum analyzer output can be stored digitally, software can be written to evaluate these equations and apply low or high pass filters to ignore certain components of jitter. The spectrum analyzer displays the frequency spectrum, $S_1(f)$, of the phase noise with dimensions of (dBm). The carrier amplitude is subtracted to come up with the spectrum relative to the carrier, $S_2(f)$, with dimensions of (dBc). This is then adjusted for the noise bandwidth of the spectrum analyzer to get the noise power density $S_3(f)$ in dBc/Hz. Some spectrum analyzers can compute and display dBc/Hz directly. Otherwise, f_{NBW} can be measured, or approximated by multiplying the resolution bandwidth f_{RBW} by a shape dependent correction factor (typically about 1.2). $S_3(f)$ is then converted to units of rad²/Hz before performing the integration to obtain the mean-square phase noise¹. Taking the square root yields the rms phase noise, Φ_{rms} , (rad). This rms phase noise is equivalent to an rms time jitter J_{rms} (sec) which is a function of the carrier frequency (f_c).

If there are deterministic jitter components in the signal, such as narrow-band frequency modulation (NBFM), they must be handled differently than above. NBFM components in the spectrum must be removed from the integration and calculated separately before being added to the total contribution of jitter. The equation for a NBFM component is:

$$\Phi_{rms} = \sqrt{2} \times 10^{(-x)/20}$$

where x is the dB delta between the carrier and the NBFM sideband level. All MBFM components are defined as single-sided spectra. If there is more than one NBFM component, they are all evaluated separately. Then the total rms jitter is calculated by square rooting the sum of the squares of all the rms values.

1.D. H. Wolaver, *Phase-Locked Loop Circuit Design*, Englewood Cliffs, NJ: Prentice Hall, 1991

1 The spectrum analyzer approach does provide good diagnostic information. For example, one can see
2 spurs at frequencies which correspond to frequencies on the card. If the spur is considerable then some
3 coupling is occurring which the system designer can isolate.

4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

Annex E

Practical Measurements

E.1 Introduction

This annex is intended to give guidance on methodologies to be used for gaining practical measurement access to Fibre Channel components during testing. This annex contains mostly the idealized methods and may not completely describe the construction or transfer functions of real hardware. A more detailed description of the design of tests and the requirements on implementing the physical design of the interface adapters called out here will be in future technical reports on FC copper or in future technical reports on jitter. The information herein is based on that supplied by the contributors to this technical report up to the publication date. New information is continually becoming available as Fibre Channel technology matures.

This annex is needed because it is very easy to acquire data that looks reasonable but is really seriously in error because of improper measurement technique. Without using the schemes in this annex, it is likely that independently executed measurements on the same unit will not yield the same results.

E.2 Basic architecture

The basic architecture of the practical measurements for Fibre Channel jitter uses a signal source, a signal sink, and media that connects the source to the sink. Signals always flow from source to sink through the media. See figure E.1. One part of the test configuration is always a unit or device under test and the other parts enable the instrumentation to accurately indicate the properties of the signals at the connector(s) of the device under test. The unit under test may be a source, a sink, or media. The instrumentation may be a source, a sink, media, or a combination.




Figure E.1 – Ideal test configuration architecture

The most fundamental requirement is to accurately determine the properties of the signals at the connectors of the device under test at the same time the device under test is responding to, carrying, or generating the signals.

There are two kinds of source (choose one per test configuration):

- Test signal instrumentation
- FC TX port under test

Media falls into five categories (choose at least one per test configuration and specify order of connection):

- FC passive media (cables, connectors, etc.) under test

- FC active media (repeaters, port bypass circuits...) under test
- Instrumentation quality cable
- FC media used for generating ISI
- FC media “tap adapter”

There are two kinds of sink (choose one per test configuration):

- Test signal instrumentation
- FC RX port under test

Each test configuration is an ordered list where the source, media (including order), and sink are called out. Clause E.3.4 describes how to assemble these lists. Before this can be effectively done we must define a means for connecting practical instrumentation into the Fibre Channel system.

E.3 Instrumentation interface adapters

Practical instrumentation must interface to the Fibre Channel components with minimal disruption to Fibre Channel components. The instrumentation must have the input and output environment it needs to operate properly as an instrument. Adapting interfaces must be used unless the instrumentation happens to have exactly the right Fibre Channel variant interface. Most existing instrumentation inputs and outputs do not use the Fibre Channel transmission environment.

Figure E.2 shows three basic ways to use adapting interfaces:

- Source adapter, where DUT is a source and FC frames may not be required as traffic
- Sink adapter, where DUT is a sink and FC frames are not required as traffic
- Tap adapter, where a FC port is the DUT, real FC frames may be required for traffic, and the instrumentation is a secondary sink—either the source FC port or the sink FC port may be the DUT

The measured signals at the instrumentation represent the signals that exist at the DUT connector when multiplied by the transfer functions of the interface adapter and the interconnecting media.

There are several kinds of media specified in Fibre Channel (termed “variants”) and each needs its own kind of interface adapter. The remainder of annex describes these adapters for the balanced copper, the unbalanced copper, and the optical variants.

The specification for these interface adapters does not include the specific connectors, printed circuit board material, connector attachment designs, trace widths, or any other physical design details. The losses and disturbances caused by any specific implementation shall be added to those caused by the basic adapter itself when determining the actual interface adapter transfer function for specific applications.

It is strongly recommended that efforts be made to use the best materials and design practices when constructing an interface adapter so that the intrinsic simplicity of the circuits may be realized in the actual measurements.

Only the amplitude transfer characteristics of the adapters are given since the Fibre Channel performance requirements do not specify power losses.




Figure E.2 – Placement of adapters in test configurations

E.3.1 Balanced copper

Balanced copper Fibre Channel variants have a nominal 150 Ω balanced differential transmission environment.

Almost all existing high speed electronic test equipment presents unbalanced inputs and outputs at a 50 Ω impedance. Therefore these interface adapters are coupling or matching networks that have balanced 150 Ω differential characteristics where attached to the FC components and 50 Ω unbalanced single-ended characteristics where attached to test instruments.

The entire electrical path between the interface adapter components (resistors, balun contacts, etc.) and the FC media connection shall have the characteristic impedance of the side of the interface adapter to which it is connecting. This includes all printed circuit traces, all connectors, and all wires. Components attached to any part of the electrical paths other than those specified could upset the signal flow. This includes oscilloscope probes¹, coupling capacitors, and ESD devices attached to the test electrical path. [Coupling capacitors and ESD devices may exist as part of the DUT and will contribute to the DUT's performance.] These restrictions are necessary to avoid disturbing the transmission line properties of the connections, thus obscuring what is to be measured.

Special care shall be exercised when attaching connectors to media such that the termination side of the connector and its board or cable connection not induce any more deviations from the nominal characteristic impedance than absolutely necessary. This generally means carefully analyzing the use of through holes and trace routing in printed circuit boards.

1. Special 10x 500 Ω oscilloscope probes exist that add very little capacitance and stubs when probing. These probes have the adaptive element (e.g. a chip pad) right at the "tip". Whereas these probes might be useable in some laboratory applications, they may be difficult to place in the required places on actual devices and components. For these reasons, methods are provided that do not require the use of probes.

Special care shall also be exercised to include the signal losses in traces on printed circuit boards and in the real components used when determining the actual transfer function of the interface adapter. This annex shows the ideal transfer functions only and assumes that all ports are terminated in their characteristic impedance.

The media paths shall be no longer than necessary and any media losses shall be included as part of the transfer function of the path between the instrument and the DUT.

Inserting the matching network into the test configuration affects the signals to some degree and there will always be some signal loss due to these networks. Only the amplitude features of the copper adapters are given since the Fibre Channel performance requirements do not specify power losses for copper.

E.3.1.1 Source and sink adapters for balanced copper variants

E.3.1.1.1 Balanced-unbalanced

Figure E.3 shows the recommended matching network design for both the source and sink adapters. These adapters depend on the use of special instrumentation-grade baluns described in clause E.3.5.




Figure E.3 – Source/sink interface adapter matching network

Table E.1 – Ideal transfer function for source/sink adapter matching network of figure E.3

From	To	Adapter Instrument Port (150 Ω), (V ₁) Instrument as sink	Adapter FC Component (150 Ω), (V ₂) FC Port as sink
Adapter Instrument Port (50 Ω) (V ₁), Instrument as source		NA	V ₂ = V ₁
Adapter FC Component Port (150 Ω), (V ₂), FC Port as source		V ₁ = 0.333 * V ₂	NA

At point "A", the impedance is 37.5Ω in both directions. The impedance into V_2 is four times that at point "A"; i.e., 150Ω .

FC port sources are required to deliver the required signals with media impedances ranging from 135Ω to 165Ω . There are two ways to accomplish this impedance range.

Preferred: Add a balanced / balanced impedance-adjusting pad network between the FC component and the adapter for each impedance level to be tested.

Alternate: vary the 75Ω resistor, R_1 , such that the parallel combination of 75Ω (the 25Ω and the 50Ω instrumentation resistors) and R_1 is $135/4$ and $165/4$ respectively. R_1 should be 61.4Ω for the 135Ω load. R_1 should be 91.7Ω for the 165Ω load. The voltage ratios between V_1 and V_2 are affected by the choice of R_1 and should be adjusted accordingly.

The adapter shown in figure E.3 assumes that the DC path between the source and sink is broken by capacitors within the source, sink, or media. If the link is DC-coupled, either the ground offset between the source and sink must be maintained at a low level or one or more series capacitors must be added to the adapter. See clause E.3.5.4.

Due to the significantly non-ideal behavior of capacitors at elevated frequencies, it is recommended to not use capacitors in the adapter unless there is no other option. See clause E.3.5.4.

E.3.1.1.2 Balanced - balanced (alternative 1)

Figure E.4 shows the recommended matching network design for both the source and sink balanced-balanced copper adapters shown in figure E.2. The instrument input is assumed to consist of two unbalanced 50Ω inputs (100Ω differential). Comments in clause E.3.1.1.1 on Balanced-Unbalanced Source and Sink Adapters relating to adjusting impedance over the required ranges apply here with appropriate modifications.

Note that this is not a truly balanced instrumentation since there is no provision for accommodating the common mode levels that may exist on the FC component side. However, where there is negligible common mode present this scheme can be satisfactory.




Figure E.4 – Balanced-balanced source-sink adapter (alternative 1)

Table E.2 – Transfer function for alternative 1 bal-bal source/sink network of figure E.4

From	To	Adapter Instrument Port (100 Ω), (V ₁) Instrument as sink	Adapter FC Component Port (150 Ω), (V ₂) FC Port as sink
Adapter Instrument Port (100 Ω), (V ₁) Instrument as source		NA	$V_2 = 0.634 * V_1$
Adapter FC Component Port (150 Ω), (V ₂) FC Port as source		$V_1 = 0.423 * V_2$	NA

E.3.1.1.3 Balanced - balanced (alternative 2)

When using the special 500 Ω probes (or equivalent circuits designed to minimize any internal reflections) one may sacrifice the impedance matching on the instrument input side in exchange for a simple 10-to-1 transfer function and an equivalent 75 Ω termination on the FC media side. This is achieved by using the configuration shown in Figure E.5 for each side of the balanced line.

Note that this is not a truly balanced sink since there is no provision for eliminating the common-mode levels that may exist on the FC component side. However, where there is negligible common mode this scheme can be satisfactory.




Figure E.5 – Half of balanced-balanced source-sink adapter (alternative 2)

A separate trigger sense point is shown where a high impedance probe with a very short tip could be used to extract a single-ended trigger input for the sink instrument. If used, this probe disturbs the electrical path to some degree and it must be determined that this disturbance is negligible before using this scheme.

Table E.3 – Transfer function for bal-bal source/sink interface network of figure E.5

From	To	Adapter Instrument Port (100 Ω), (V ₁) Instrument as sink	Adapter FC Component Port (150 Ω), (V ₂) FC Port as sink
Adapter Instrument Port (100 Ω), (V ₁) Instrument as source		NA	$V_2 = 0.10 * V_1$
Adapter FC Component Port (150 Ω), (V ₂) FC Port as source		NA	NA

E.3.1.2 Tap adapters for balanced copper variants

E.3.1.2.1 Balanced-balanced (alternative 1)

Figure E.6 shows the recommended design for a balanced-balanced tap adapter matching network when used with an instrument that offers a balanced 150 Ω input. Such instruments are not common. This tap adapter may also be used with the source/sink interface adapters shown in figure E.3 and figure E.4 to connect an unbalanced 50 Ω instrument or a balanced 100 Ω instrument respectively. The unbalanced instrument case is discussed in clause E.3.1.2.3.




Figure E.6 – Tap adapter matching network (balanced-balanced)

Table E.4 – Transfer function for bal-bal tap adapter of figure E.6

From	To	Adapter Balanced Port “A” (150 Ω), (V ₁) FC Component as sink	Adapter Balanced Port “B” (150 Ω), (V ₂) FC Component as sink	Adapter Balanced Instrument Port (150 Ω), (V ₃) Instrument as sink.
Adapter Balanced Port “A”, (150 Ω), (V ₁) FC Component as source		NA	$V_2 = 0.5 * V_1$	$V_3 = 0.5 * V_1$ $V_3 = V_2^a$
Adapter Balanced Port “B”, (150 Ω), (V ₂) FC Component as source		$V_1 = 0.5 * V_2$	NA	$V_3 = 0.5 * V_2$ $V_3 = V_1^b$
Adapter Balanced Instru- ment Port (150 Ω), (V ₃) Instrument as source ^c		$V_1 = 0.5 * V_3$	$V_2 = 0.5 * V_3$	NA

- a. Since $V_2 = 0.5 * V_1$ or $V_1 = 2 * V_2$ and $V_3 = 0.5 * V_1 = 0.5 * 2 * V_2 = V_2$
- b. Since $V_1 = 0.5 * V_2$ or $V_2 = 2 * V_1$ and $V_3 = 0.5 * V_2 = 0.5 * 2 * V_1 = V_1$
- c. Not normally used in this mode

Note that there is no correction ideally required between the instrument port and the FC sink port since the transfer function is unity.

The instrument port V₃ is usually a sink but could also be used as a source. There are no tests presently defined that require the adapter instrument port to act as a source.

The tap adapter allows an FC source to communicate to an FC sink provided the FC source can deliver adequate signal amplitude to compensate for the loss through the tap adapter. The tap will accurately indicate the signal voltages at V₁ and V₂ if there is no media loss between the tap adapter and the FC components.

The tap adapter should be placed as close as possible to the DUT to minimize any media losses between the tap adapter and the DUT.

If the DUT is the FC port sink, it is not necessary that the source FC port maintain FC compliant signals. The source FC component is enabling a functional FC connection to the FC port sink (requiring full FC frames and other necessary FC protocol) and the FC port source may vary the amplitude, jitter, and other signal properties for the purposes of creating specific conditions at the FC port sink. The signal conditions at the FC port sink are known through measurement at V₃. The FC port sink can report errors through the normal FC protocol scheme. Note that it requires a FC port source capable of delivering a larger than maximum amplitude to deliver the maximum allowed signal amplitudes to the FC port sink because of the signal loss through the tap adapter.

If the DUT is the FC port source, the purpose of the FC port sink is to enable the functional FC connection. Due to signal losses in the tap adapter, it may be necessary to use a FC port-sink receiver that is more sensitive than minimally required, or precision amplification must be provided somewhere in the path. The FC port-sink must comply with the FC link transmission line termination requirements to minimize signal reflections.

E.3.1.2.2 Balanced - balanced (alternative 2)

When using the special 500 Ω probes (or equivalent circuits designed to minimize any internal reflections) one may sacrifice the impedance matching on the instrument input side in exchange for a simple 10-to-1 probe transfer function and a much lower insertion loss between the FC components. This is achieved by using the configuration shown in Figure E.7.

Note that this is not a truly balanced sink since there is no provision for eliminating the common mode levels that may exist on the FC component side. However, where there is negligible common mode this scheme can be satisfactory.




Figure E.7 – Half of balanced-balanced tap adapter (alternative 2)

Table E.5 – Ideal transfer function for bal-bal tap adapter of figure E.7

To From	Adapter Balanced Port "A" (150 Ω), (V ₁) FC Component as sink	Adapter Balanced Port "B" (150 Ω), (V ₂) FC Component as sink	Adapter Balanced Instrument Port (150 Ω), (V ₃) Instrument as sink
Adapter Balanced Port "A", (150 Ω), (V ₁) FC Component as source	NA	$V_2 = 0.861 * V_1$	$V_3 = 0.0925 * V_1$ $V_3 = 0.1074 * V_2^a$
Adapter Balanced Port "B", (150 Ω), (V ₂) FC Component as source	$V_1 = 0.861 * V_2$	NA	$V_3 = 0.0925 * V_2$ $V_3 = 0.1074 * V_1^b$
Adapter Balanced Instru- ment Port (150 Ω), (V ₃) Instrument as source ^c	NA	NA	NA

a. Since $V_2 = 0.861 * V_1$ or $V_1 = 1.161 * V_2$ and $V_3 = 0.0925 * V_1 = 1.161 * 0.0925 * V_2 = 0.1074 * V_2$
 b. Since $V_1 = 0.861 * V_2$ or $V_2 = 1.161 * V_1$ and $V_3 = 0.0925 * V_2 = 1.161 * 0.0925 * V_1 = 0.1074 * V_1$
 c. Not normally used in this mode

A separate single-ended trigger sense point is shown where a high impedance probe with a very short tip could be used to extract a trigger input for the sink instrument. If used, this probe disturbs the electrical path to some degree and it must be determined that this disturbance is negligible before using this scheme.

E.3.1.2.3 Balanced-Unbalanced

In the more common case where unbalanced 50 Ω instruments are used, one may treat the instrument port in figure E.6 as a 150 Ω balanced source and use the source/sink balanced-unbalanced interface adapter shown in figure E.3 for the direct instrument connection. This configuration, shown in figure E.8, has a major advantage of being able to reuse the source/sink adapter with its special instrument-grade balun.

This scheme introduces more attenuation to the signal arriving at the actual instrument than the balanced-balanced alone but still delivers signals within the usable amplitude ranges for most instruments. An optional, low jitter, amplifier is shown if more amplitude is needed for the instrument. The operation between the FC components is exactly the same as for the balanced-balanced case.




Figure E.8 – Balanced-Unbalanced Tap Adapter Configuration

The transfer functions are readily derivable from table E.1 and table E.4 for all cases. Some transfer functions are shown for convenience in figure E.8.

E.3.1.3 Extracting a balanced trigger signal

Most instruments accept only single-ended trigger inputs yet the differential, or balanced, signals are the ones of interest. Using a single-ended trigger, extracted from only one side of a balanced signal, can affect the measured differential jitter when the measured balanced signals are actually unbalanced to a significant degree. This is because only one side of the balanced signal is used for the trigger timing and it may not be positioned the same in time as the differential trigger. The scheme illustrated in figure E.9 allows extraction of a single-ended trigger input for the instrument but uses a differential signal for the actual trigger timing. Since this scheme is only for trigger signals there is no need for a precise transfer function to be defined.




Figure E.9 – Extracting a balanced trigger for a single-ended instrument

The scheme shown in figure E.9 can be used in the adapters shown in figure E.5 and figure E.7 with the probes attached as shown in the figures. The transfer functions are reduced by a factor of two to accommodate the 2x splitters.

E.3.2 Unbalanced copper

Unbalanced FC copper variants are much closer to the scheme used by most instruments than the balanced variants. The nominal characteristic impedance of the unbalanced copper variants is 75 Ω. The interface adapters are therefore simpler.

This annex assumes that unbalanced FC components will not be used with balanced instrumentation. Should such a condition be of interest the source/sink adapter shown in figure E.3 could be used with figure E.10 to provide the adaptation from 75 Ω unbalanced to 150 Ω balanced.

E.3.2.1 Source and sink adapters for unbalanced copper variants (alternative 1)

Figure E.10 shows the adapter to use for unbalanced FC components with unbalanced instruments for both source and sink.




Figure E.10 – Source/sink interface adapter matching network for unbal - unbal copper

Table E.6 – Ideal transfer function for unbal-unbal copper adapter of figure E.10

From	To	Adapter Instrument Port (150 Ω), (V ₁) Instrument as sink	Adapter FC Component Port (75 Ω), (V ₂) FC Component as sink
Adapter Instrument Port (50 Ω), (V ₁). Instrument as source		NA	$V_2 = 0.634 * V_1$
Adapter FC Component Port (75 Ω), (V ₂) FC Port as source		$V_1 = 0.423 * V_2$	NA

Comments in clause E.3.1.1 on source and sink adapters for balanced copper variants apply to both unbalanced and balanced interface adapters.

E.3.2.2 Source and sink adapters for unbalanced copper variants (alternative 2)

The circuit shown in Figure E.5 is also suitable for use in unbalanced applications. This circuit has a simple 10-to-1 transfer function with lower amplitudes presented to the instrument.

E.3.2.3 Tap adapters for unbalanced copper variants (alternative 1)

The circuit in figure E.11 is recommended for use with unbalanced copper variants.




Figure E.11 – Unbalanced-unbalanced copper tap adapter

This adapter is optimized for minimum excess power loss, assumes low-inductance resistors, and assumes that all ports are terminated with their characteristic impedance. Other networks, optimized for other characteristics, are possible by using more resistors and/or different resistor values.

Table E.7 – Ideal transfer function for unbal-unbal copper tap adapter of figure E.11

From	To	Adapter FC Component Port "A" (75 Ω), (V ₁) FC Component "A" as sink	Adapter FC Component Port "B" (75 Ω), (V ₂) FC Component "B" as sink	Adapter Instrument Port (50 Ω), (V ₃). Instrument as sink.
Adapter FC Component Port "A", (75 Ω), (V ₁). FC Component "A" as source		NA	$V_2 = 0.423 * V_1$	$V_3 = 0.260 * V_1$ $V_3 = 0.615 * V_2^a$
Adapter FC Component Port "B", (75 Ω), (V ₂). FC Component "B" as source		$V_1 = 0.423 * V_2$	NA	$V_3 = 0.260 * V_2$ $V_3 = 0.615 * V_1^b$
Adapter Instrument Port (50 Ω), (V ₃) Instrument as Source ^c		$V_1 = 0.39 * V_3$	$V_2 = 0.390 * V_3$	NA

- a. Since $V_2 = 0.423 * V_1$ and $V_3 = 0.260 * V_1 = (0.260/0.423) * V_2 = 0.615 * V_2$
- b. Since $V_1 = 0.423 * V_2$ and $V_3 = 0.260 * V_2 = (0.260/0.423) * V_1 = 0.615 * V_1$
- c. Not normally used in this mode

The relatively high loss across the tap adapter requires high launch amplitudes to attain the maximum signals at the receiver port.

E.3.2.4 Tap adapters for unbalanced copper variants (alternative 2)

The circuit shown in Figure E.7 is also suitable for use in unbalanced applications. This circuit has a much lower insertion loss than alternative 1 but may introduce reflections in the probe if the probe is not designed properly. The signal amplitudes presented to the instrument are approximately 3x smaller than alternative 1.

E.3.3 Optical

Optical signals are always measured indirectly through some kind of optical-to-electrical interface as shown in figure E.12.




Figure E.12 – Basic optical system

The interface adapters required for optical systems may be part of the instrumentation if the instrumentation accepts an optical connector.

More generally, an external optical-to-electrical interface adapter is needed to determine the properties of the optical signals or to produce specified optical signals.

It is assumed in this clause that the components in the test configuration are all suitable for the optical variant under test. The structure of the test configurations are identical for all optical variants.

E.3.3.1 Source interface adapters

Figure E.13 shows one possible structure of an optical source interface adapter.




Figure E.13 – Source interface adapter

In the case shown, the electrical data generator provides a known electrical signal to a calibrated or “golden” electrical-to-optical converter. The optical output is then connected to the optical media which subsequently delivers an optical signal to the sink connector.

Since the optical input to the optical media is known, the optical media may be adjusted in a calibrated way to produce known optical signals to the sink. Attenuation and dispersion could be added in the optical media for example.

Figure E.13 shows the condition where an electrical source is used with an external calibrated optical conversion device. The conversion could also theoretically be done within a source instrument.

Figure E.13 also shows an integrated sink where the optical-to-electrical conversion is done within the sink. It is also possible to use a calibrated optical-to-electrical conversion external to the (now electrical) sink instrument. Such a condition might be used for optical media testing for example. The low pass filter described in clause E.3.3.2 will be required for the optical-to-electrical conversion.

In the test tables in clause E.3.4 it is assumed that the external electrical-to-optical or optical-to-electrical conversion is used.

E.3.3.2 Sink interface adapter

Figure E.14 shows the structure for an optical sink interface adapter when using an electrical input sink.




Figure E.14 – Sink interface adapter

The optical-to-electrical conversion device shown in figure E.13 must be calibrated independently and it will contain low pass filtering to reject the noise generated during the optical-to-electrical conversion process. A fourth-order Bessel-Thompson filter is the filtering scheme specified in FC-PH.

There is no interface adapter required if one uses a sink that accepts the optical media connector directly and the calibration issue becomes part of the instrument specification.

E.3.3.3 Optical tap

The basic structure of an optical tap is shown in figure E.15. Two optical fibres are partially fused together to allow some optical signal to pass to port 3 while most of the signal passes directly between port 1 and port 2. The optical absorber prevents back reflection from the unused portion of the tapping fibre.




Figure E.15 – Optical tap adapter

Dangerous optical power levels are possible at the test port in Open Fibre Control systems when using optical tap adapters. If Open Fibre Control is used in the FC devices they may not sense the presence of the tap adapter.

These components are commercially available from multiple suppliers.

E.3.4 Specific tests

This clause addresses the methodology for constructing specific tests. It has several examples but is not intended to be comprehensive in this revision of the document.

Any specific test will have a test objective relating to some property of the DUT. This test objective and DUT will be used to determine the kind of test configuration to use. The test configuration calls out the instrumentation, the media (including tap adapters and ISI generating cables if used), the interface adapter(s), the test traffic, and the test output point and form.

Table E.8 shows a few coarsely defined sample test configurations.

Table E.8 – Sample Test Configuration Specifications

DUT	Test objective	Source	Media	Sink	Traffic	Test output
FC Tx port with DB9 connector	measure jitter output per FC-PHx table entry x	FC Tx port with interface adapter in	1 m quad cable	TIA	RPAT	TIA data
30 meter quad cable	measure ISI per FC-PHz table entry y	pattern generator with interface adapter in	30 m quad cable	scope with interface adapter in	RPAT	scope eye diagram
FC Rx port	measure jitter tolerance per FC-PHq table entry z	FC Tx port with adjustable output parameters	quad cable with tap adapter in (used to measure signals at FC Rx port)	FC Rx port	CRPAT	BER from Rx port

Eventually a comprehensive list of all the tests needed for all variants could be compiled using this general form. More details could be specified for instrument settings, environmental conditions, sample times required, etc.

E.3.5 Description of baluns

The actual performance of the baluns described in this clause has not been verified. The construction suggested is derived from the best publicly available information. There is some reason to believe that the low-frequency performance requirements may not be adequately aggressive and that lower frequency performance may be necessary. The actual low-frequency performance of the suggested construction may be adequate independent of the rationale. The information is provided in the interest of encouraging simple effective constructions (whose performance must be verified by implementers).


Performance requirements for any balun used in figure E.3 and construction details of examples of such baluns are described in this clause. Each Source/Sink Adapter uses one such balun.

Baluns are used to connect unbalanced transmission lines to balanced transmission lines and, at the same time, to match one impedance level to another. The high-frequency limitations of Faraday baluns prohibit their use for these testing applications, therefore, only Guanella baluns are covered in the remainder of this annex.

Reference: [Sevick] "Transmission Line Transformers", second edition, Jerry Sevick, American Radio Relay League, 1990. This is the best reference on baluns available in 1997, and has a comprehensive bibliography. Note that the first edition is in Sevick's opinion obsolete, having been overridden by the second

1 edition in some major areas, areas critical to the present use of Guanella baluns in the Source/Sink Adapt-
 2 ers. The third edition (Noble Publishing, 1996) appears to be substantially identical to the second edition
 3 (ARRL, 1990).

4
 5 The Guanella balun described here consists of two coax-wound toroids or twisted-pair wound ferrite beads
 6 of identical construction but differing connection as shown schematically in figure E.16. Two cores (rather
 7 than one common core) are used to reduce sensitivity both to the details of the 150 Ω balanced line, and
 8 also to the possible presence of grounded centertaps in the attached equipment. For clarity, the number of
 9 turns of coax around the toroid cores is not accurately shown in figure E.16.



10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29 **Figure E.16 – Source/sink adapter - schematic plus assembly view**

30
 31
 32 This is intended to be an instrument-grade balun, optimized for waveform fidelity while using only eas-
 33 ily-obtained standard passive components. Cost is a secondary issue, as these baluns are intended to
 34 allow the use of high-performance test equipment with standard 50 Ω ports.

35
 36 **E.3.5.1 Balun requirements**

37
 38 The balun required for the applications described in this annex shall meet the following requirements,
 39 which are intended to satisfy the needs of both Fibre Channel (at 1.0625 GBaud) and Gigabit Ethernet (at
 40 1.250 GBaud).

41
 42 The balun (composed of the two interconnected coax-wound toroids or twisted-pair wound ferrite beads)
 43 shall transform from 37.5 Ω unbalanced (coax side) to 150 Ω balanced (twinax side).

44
 45 The balun shall have a passband from 10 MHz to 2 GHz with less than 1 dB insertion loss across this
 46 passband. This is a minimum requirement. More bandwidth is better, especially above the high-frequency
 47 limit, to better reproduce high-frequency jitter.

48
 49 The passband limits are set by Fibre Channel on the low end, and Gigabit Ethernet on the high end.

50
 51 The rationale for the 10 MHz low-frequency passband limit is that with the 8B/10B code having a maximum
 52 run length of five consecutive zeros or five ones, the absolute minimum frequency that can be generated is
 53 one-tenth of the signaling rate (106.25 MHz). Longer combinations of specific characters can generate
 54 spectral components below this limit, but as a practical matter, there is nothing significant below 10 or per-
 55 haps 20 MHz. This area is still under active investigation. See annex B for further discussion.

1 The rationale for the 2 GHz high-frequency passband limit is the theory that for instrumentation, we should
2 get at least to the third harmonic of the half-Baud frequency; actually, the higher the better. As far as ordi-
3 nary data receivers go, there is no point in having a passband high-frequency limit exceeding the signaling
4 rate, that is, exceeding 1.25 GHz for Gigabit Ethernet, but for instrumentation, one really does want to see
5 that high-frequency noise. The high-frequency limit is controlled by Gigabit Ethernet at 1.25 GBaud, so this
6 becomes at least $(3/2)(1.25 \text{ GBaud}) = 1.875 \text{ GHz}$. The fourth harmonic, at 2.5 GHz, will be weak because
7 of the spectral characteristics of NRZ waveforms. The fifth harmonic, at 3.125 GHz, may well be unreach-
8 able in practice. It is also unlikely that any ordinary data receiver has much response above 2 GHz.

10 **E.3.5.1.1 Core and transmission-line requirements**

12 The following requirements are derived from the Source/Sink Adapter Balun Requirements in E.3.5.1
13 along with the design constraints of the chosen balun design, a dual-core Guanella 1:4 balun [Sevick]. The
14 cores may be ferrite toroids or multi-aperture ferrite shielding beads.

16 The transmission lines used to wind the two cores shall be of identical kind, and preferably shall be cut
17 from adjacent sections of one longer piece of transmission line.

19 The electrical lengths of the transmission lines in the balun shall be matched as close as possible. Differ-
20 ence in length should not exceed 0.1 inch.

22 The transmission lines used to wind the two cores shall have a characteristic impedance of 75Ω , plus or
23 minus twenty percent (that is, between 62.5Ω s and 90Ω). The value of 75Ω is chosen so that two such
24 transmission lines in parallel will have a net impedance of 37.5Ω , while two lines in series will have an
25 impedance of 150Ω . This parallel-to-series transformation is precisely how the 1:4 impedance transforma-
26 tion is achieved.

28 Each core winding shall have an inductance of at least $3.65 \mu\text{H}$, measured with all other windings open-cir-
29 cuit. This is set by requirement that the inductive reactance be at least 3.3 times the transmission line
30 characteristic impedance at the low-frequency limit, 10 MHz, to ensure no more than 0.1 dB loss from
31 unbalanced currents in the transmission lines, at that frequency limit.

33 **E.3.5.2 Specific wound core construction details**

35 This non-normative clause gives the construction details of some easily-built example wound toroids or
36 beads that satisfy the requirements given above. Alternative 1, the hardest to build, will give the best per-
37 formance. Alternative 2 will be almost as good. Alternative 3, the easiest to build, is also the least precise.

39 **E.3.5.2.1 Alternative 1 - wound toroid construction**

41 Toroidal Cores. Amidon "FT-50A-43", a toroid made of Amidon ferrite type #43 having a nominal initial per-
42 meability of 850 at 1 KHz and 525 at 10 MHz, and physical dimensions as follows: OD= 0.500, ID= 0.312,
43 Height= 0.250, all in inches. Cores are made with rounded corners, reducing crimping of the winding wire.
44 Quoted permeabilities are $\pm 20\%$, which is typical for ferrites. [Available in small or large quantities from
45 Amidon, Inc., Post Office Box 25867, Santa Ana, CA 92799, telephone 714-850-4660, fax 714-850-1163.
46 Sevick's book (3rd edition) is also available from Amidon.]

48 Coaxial Cable. Micro-Coax "UT 47-70", a semirigid coax with 70Ω characteristic impedance, and dimen-
49 sions as follows: OD(shield)=0.047, OD(dielectric)=0.0375, OD(centerwire)=0.0071, all in inches. The
50 ideal impedance would be 75Ω , but 70Ω semirigid coax is available from stock, and close enough to 75Ω
51 to work well. The minimum inside bend radius is 0.050 inches. The outside of this coax is the bare copper
52 shield; there is no insulating jacket. Use an ordinary Scotchbrite pad to clean and polish the shield, in prep-
53 aration for later soldering. It is necessary to put two layers of irradiated polyolefin heat shrink tubing on the
54 coax before winding, to ensure that the minimum inside bend radius is observed, to pad on corners, and to
55 prevent turn-to-turn shorts. The heat-shrink tubing is also easier to get a grip on, making winding easier.

1 [Coax is available in five-foot lengths from Micro-Coax, a Division of UTI Corp, Box 933, 245 West
2 5th Avenue, Collegeville, PA 19426-0993, telephone 610-489-3700, fax 610-489-1103.]
3

4 Winding. Cut a piece of coax precisely 8 inches in length. Cover with two layers of heat-shrink tubing, and
5 shrink tubing to fit the cable. Starting with a 2 inch pigtail, wind four widely-spaced turns on the toroidal
6 core, ensuring that the turns are more or less evenly spaced (to reduce parasitic capacitance). With the
7 (heat-shrink tubing) padding, the four turns will just fit through the toroid center hole. Do not be too aggres-
8 sive about winding tightly on the core, as the semirigid coax cannot be bent too sharply, or too often, as the
9 copper shield will work-harden as winding progresses. It is sometimes necessary to flatten the winding
10 against the core, using a pair of smooth-jawed needle-nose pliers, to allow the last turn to be wound. The
11 winding will consume 4 inches of coax, leaving a total of 4 inches of pigtail lead, 2 inches on either side,
12 which is required for easy winding. If the pigtails must be cut shorter when soldered into the circuit, be sure
13 that both toroids' pigtails are cut to the same length by measuring inward from the ends. The point of all
14 this precision is to ensure that both toroids are wound with the same length of semirigid coax.
15

16 Stripping of and connection to the coax. Do this for each end of each transmission line. Strip heat-shrink
17 tubing back 0.75 inch from the end. Use a razor blade or Xacto knife to score the shield all the way around
18 in a circle 0.5 inch from the end. Note: length match requirements must be maintained throughout this pro-
19 cess. Using fingers, force the end to gyrate in a circle around the center axis of the coax, bending the coax
20 at the scored circle in all directions with a circular motion, until the shield breaks. As the copper shield
21 metal is only 0.005 inches thick, this is easy. Using pliers with sharp teeth, pull the now-freed piece of
22 shield off of the coax insulation, and discard it. Using the razor blade or Xacto knife and a pair of
23 0.030-inch stopping shims on either side of the coax dielectric, cut the insulation all the way around at a
24 point 0.375 inch from the end, almost but not quite all the way to the center conductor. The stopping shim
25 will prevent accidental cutting or nicking of the very thin center conductor. Use the pliers to pull the
26 now-free insulation plug off, and discard it. Some minimal amount of the insulation should still be visible, to
27 prevent center-to-shield shorts. Tin the shield and center conductor. This end is now ready for soldering
28 into the network.
29

30 Note: Do not use a tubing cutter to cut the shield, as this will leave a constriction and a burr, which will
31 cause an impedance bump. It is acceptable to cut the shield with a razor saw or abrasive drum, so long as
32 the insulation isn't too deeply cut.
33

34 Mounting. When the wound toroid has been placed and soldered into the network, fix the toroid to the cir-
35 cuit board with a generous blob of silicone adhesive caulk, being sure to wet both the core and the wind-
36 ings, as well as the circuit board. To ensure adhesion, the surfaces to be glued must be completely free of
37 grease, including fingerprints. Rinsing with acetone is sufficient, and will not harm the toroid or wire. Pin-
38 ning the balun down with soft rubber prevents random changes in the characteristics of the network, in-use
39 mechanical fatigue of the semirigid coax, and strain-induced changes with temperature.
40

41 **E.3.5.2.2 Alternative 2 - wound toroid construction**

42

43 In place of the heat-shrink padded semirigid coax, use RG-179 teflon-insulated 75 Ω miniature coax, which
44 is the same diameter, 0.100 inch, so the winding and construction details are much the same as in clause
45 E.3.5.2.1 (Alternative 1) above, except that RG-179 is more flexible and harder to damage. Use the same
46 Amidon FT-50A-43 core as above. The lengths must still be matched.
47

48 **E.3.5.2.3 Alternative 3 - wound bead construction**

49

50 Shielding Beads. Amidon "FB-43-5111", a six-hole ferrite bead made of Amidon ferrite type #43 having a
51 nominal initial permeability of 850 at 1 KHz and 525 at 10 MHz. The physical dimensions as follows: OD=
52 0.236, Hole ID= 0.038, Length= 0.394, all in inches. Quoted permeabilities are $\pm 20\%$, which is typical for
53 ferrites. [Available in small or large quantities from Amidon, Inc., Post Office Box 25867, Santa Ana, CA
54 92799, telephone 714-850-4660, fax 714-850-1163.]
55
56

1 Twisted-Pair Magnet Wire. There are two alternatives. One can make one's own by twisting two strands of
2 double-enamel (also called "heavy build") AWG #38 magnet wire together. Before twisting, color-code one
3 strand with a felt tip permanent marker. Or, one can buy for instance "Multifilar Magnet Wire" from MWS
4 Wire Industries, 31200 Cedar Valley Drive, Westlake Village, CA 91362, telephone 818-991-8553, fax
5 818-706-0911. MWS Wire has three combinations of wire size and insulation thickness that yield a nominal
6 75Ω impedance: #28 wire with quadruple insulation build (stock number B2284111), #32 wire with triple
7 insulation build (B2323111), and #38 wire with double insulation build (B2382111). Single insulation build
8 wire would have to be too thin to be practical.
9

10 To achieve 75Ω impedance for twisted pair magnet wire, the target characteristic impedance (Z_0) should
11 be higher than 75Ω as many things reduce Z_0 and few things increase it. Experimentation is often
12 needed. [Reference: "Twisted Magnet Wire Transmission Line" Peter Lefferson, IEEE Trans on Parts,
13 Hybrids, and Packaging, Vol. PHP-7, No. 7, pp 148-154, December 1971.]
14

15 Winding. Cut precisely 5 inches of the twisted-pair wire. Wind two and one-half turns by threading the
16 twisted pair through five holes such that each hole contains exactly one twisted pair, there are no places
17 where the twisted pairs cross each other. For example, if the bead faces are lettered A and B, and the
18 holes are numbered clockwise 1 through 6 on face A, thread the twisted pair through the holes in the fol-
19 lowing order: Pigtail A to A1, (A1-B1), B1-B6, (B6-A6), A6-A5, (A5-B5), B5-B4, (B4-A4), A4-A3, (A3-B3),
20 B3 to Pigtail B. The parenthetical paths are within the bead. Drawings are provided in the Amidon catalog.
21 The winding will consume 2.75 inches of twisted pair, leaving 2.25 inches of pigtail, or a little more than
22 one inch on each side. As always, lengths must be matched.
23

24 Mounting. The magnet wire isn't strong enough to be depended on for mounting. Either glue the core down
25 with adhesive silicon caulk as described under alternative 1, or thread a length of #22 wire through the one
26 remaining hole (of six), and solder this wire down to the printed circuit board at each end, being careful not
27 to create a shorted turn.
28

29 **E.3.5.3 Connection of wound cores into baluns**

30
31 Each balun requires two coax-wound toroids (or twisted-pair wound beads), prepared as described above.
32 As shown in "Source/Sink Adapter Schematic Plus Assembly View" (figure E.16), the two 70Ω coax (or
33 75Ω twisted pair) transmission lines are connected in parallel on the left (instrument-port) side, and in
34 series-aiding on the right (twinax-port) side. This is a classic 1:4 Guanella configuration, transforming the
35 $75/2 = 37.5 \Omega$ of point A to the $75 * 2 = 150 \Omega$ at the twinax connector. Note that the coax shields on the
36 twinax side are "hot" and must not be grounded.
37

38 Specifically, on the left, the shields (numbered 2 and 6) of both coax lines are connected together and
39 grounded, and their center conductors (numbered 1 and 5) are connected together at point "A".
40

41 On the right, the shield (numbered 4) of one coax (threads core #1) is connected to one twinax connector
42 pin, while the center conductor (numbered 3) is connected to the shield (numbered 8) of the other coax
43 (which threads core #2). The center conductor (numbered 7) of this other coax is connected to the other
44 twinax connector pin.
45

46 **E.3.5.4 Other source/sink adapter components**

47
48 The resistors must have very low self-inductance, with good RF characteristics up to 2 GHz or 3 GHz.
49 Panasonic "Precision Thick Film Chip Resistors" (type ERJ) appear suitable. <<Not yet tested.>> [Avail-
50 able from Digi-Key (800-344-4539), or from Panasonic (201-348-7000).]
51

52 DC-blocking capacitors are not needed in the Source/Sink Adapter, as this is an instrument adapter which
53 is always used either with standard Fibre-Channel or Gigabit-Ethernet receivers (which frequently provide
54 their own AC-coupling elements—capacitors or transformers), or in a well-controlled experimental setup
55 (where ground offsets will be much less than 1 V), or with standard inter-enclosure transmitters.
56

1 Intra-enclosure transmitters are not required to have these blocking elements but are usually in a well con-
2 trolled environment where ground offsets are minimal.
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

Annex F Practical Examples for Jitter Compliance

F.1 Introduction

Fibre Channel implementations include a variety of implementations for physical layer interchangeability and the use of “hubs” to facilitate ease of cabling and infrastructure management. These combinations may result in confusion in how the various new components impact jitter compliance.

F.2 Elements contributing to Jitter

The physical implementations in table F1 are used by Fibre Channel to achieve physical layer interoperability. Profiles exist for some of the physical implementations. Refer to the respective profiles for information on the physical implementation. This annex covers the jitter impact on the Compliance Points: α , β , δ and γ . In table F1, the “Input Compliance Point” refers to the down stream connector which is closest to the transmitting source and the “Output Compliance Point” refers to the connector which is closest to the CRU. Compliance Points can also be traces on a PC board or buried in a module or integrated circuit.

Table F1—Transmitter Jitter Compliance Points

Physical Implementation	Description	Compliance Point	
		INPUT	OUTPUT
GBIC	GigaBaud InterConnect	β, δ	γ
GLM	GigaBaud Link Module	n/a	γ
MIA	Media Interface Adapter	γ	n/a
LRC	Bypass MUX	β	δ
TRX	Fixed Transceiver	δ	γ

The GLM physical implementation includes retiming circuits on the transmitter output and CRU's on the receiver input. The GLM will reestablish the jitter budget. As the output connector is intended to be a bulk-head connector, it must meet the jitter output budget for γ and the jitter tolerance for γ . All the other physical implementations take serial data in and serial data out and does nothing to retime or attenuate the jitter.

The GBIC creates a new internal connector, a 20-position SCA connector, that is a β point if the 20-position SCA connector is the internal connector closest to a retiming element. If there are intervening active circuitry or other connectors, the 20-position SCA becomes a δ compliance point. It is possible for the transmitter pins on the 20-position SCA to be a different compliance point than the receiver pins on the 20-position SCA. This is true if a retiming element is next to the GBIC transmitter signal, but a repeater element is next to the receiver signal. In this example, the GBIC transmitter signal is a β point and the receiver pin is considered part of the interconnect.

The TRX fixed modules mounted on the system PCB are similar to the SCA connector in terms of compliance points. The fixed connection is an internal connector for the purpose of jitter compliance even if it isn't a pluggable connector.

The MIA, by definition, is mounted on the bulkhead connector and is thus always connected to a γ compliance point. As such it is always considered as part of the interconnect. The system integrator is responsible for meeting the jitter compliance specifications between two γ points.




Figure F.1 – Media Interchange Component Compliance Point Examples

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56




Figure F.2 – Example of Compliance Points

F.3 Hubs

Fibre Channel hubs facilitate network infrastructure management. Hubs can either repeat (figure F.3) or retime (figure F.4).

F.4 Retiming Hubs

If a hub retimes the data at the receive port as well as the transmit port, the hub ports are considered γ compliance points.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56




Figure F.3 – Hub Compliance Point Example

F.5 Repeating Hubs

If a hub repeats a signal, it is considered part of the interconnect and the only compliance points are the γ points at the port ends of the cables.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56




Figure F.4 – Example of a repeating hub