

Tutorial 3 : Insert Scan Chain using Design Compiler

Authors: Bibhas Ghoshal & Subhadip Kundu

Objectives:

1. How to insert scan chain into a design .
2. Compare the area of synthesized netlist and scan inserted netlist.

1. Create a folder named dft in the project folder s27

```
>> mkdir dft
```

2. Invoke DftCompiler

Dft Compiler is actually embedded in the Design Compiler thus to invoke Dft Compiler, invoke design_vision

```
>> design_vision (GUI mode)
```

3. Read Input Netlist



Read the synthesized netlist s27_syn.v created in Tutorial 2(b) from the syn folder of your project directory.

File-> Read (read s27_syn.v)

On reading the netlist, check whether the top level design is s27. If not then you can do either of the following:

i. current_design 27 at the command prompt of design_vision window

The screenshots below show the current design after the netlist is read and after current_deisgn command is typed.



- ii. Open the s27_syn.v in a text editor. Cut the verilog module s27 (at the end of the file) and paste it at the top of the file. Save the file and exit the editor.
Read the netlist again. This time you can see s27 as the top level module.

4. Scan Ready Synthesis :

Although you have done the synthesis before, you did not use the –scan option. This compilation (with –scan option) considers the impact of scan insertion on mission mode constraints during optimization. This –scan option causes the command to replace all sequential elements during optimization. Type these lines.

```
-----  
set_scan_configuration –style multiplexed_flip_flop  
compile –scan  
-----
```

5. ATE configuration

To create a test clock waveform, type

```
-----  
set_dft_signal -view existing_dft -type ScanClock -port CK -timing [list 40 60]  
-----
```

To create a test default ports, type

```
-----  
create_test_protocol  
-----
```

6. Pre-scan Check

This command checks if your follow the gate-level scan design rule. Type

```
-----  
dft_drc  
-----
```

7. Scan specification

This step tells the Dft Compiler how many scan chains you want. You can also specify the names of scan related pins (scan_enable, scan_in, scan_out). We will let Dft Compiler to choose the pin names for us.

```
-----  
set_scan_configuration -chain_count 1  
-----
```

8. Scan preview


This step checks your scan specification for consistency.

```
-----  
preview_dft  
-----
```

9. Scan chain synthesis : stitch your scan cells into a chain.

```
-----  
insert_dft  
-----
```

You should get the schematic view as shown in following screenshot.



10. Save your scan inserted netlist in the folder dft

write -format verilog -hierarchy -output s27_dft.v

11. Report Area of your scan inserted netlist

The screenshot displays the Design Vision software interface. The main window shows a schematic diagram of a circuit with various components and connections. A 'Report 1 - Area' window is open, displaying the following information:

```
Report 1 - Area
-----
Report 1 area
Design : s27
Version: D:2010.03-SP1
Date   : Tue Aug 9 15:50:42 2011
-----
Library(s) Used:
xlite_core (File: /research2/bibhasg...)
-----
```

Below the report window, a summary of area statistics is shown:

Number of ports:	11
Number of nets:	18
Number of cells:	11
Number of references:	7
Combinational area:	1247.500000
Noncombinational area:	2886.750000
Net Interconnect area:	30.439999
Total cell area:	4134.250000
Total area:	4164.689999

The bottom status bar shows the current project is 'design_vision'.