# POWER CONDITIONING 

EQUIPMENT
FOR A THERMOELECTRIC OUTER PLANET SPACECRAFT

QUARTERLY TECHNICAL REPORT FOR FOURTH QUARTER, 1969

JPL CONTRACT NO, 952536


# POWER CONDITIONING EQUIPMENT 

FOR A

THERMOELECTRIC OUTER PLANET SPACECRAFT

QUARTERLY TECHNICAL REPORT

FOR FOURTH QUARTER, 1969

JPL CONTRACT NO. 952536

GENERAL ELECTRIC COMPANY VALLEY FORGE SPACE CENTER P. 0. BOX 8555

POWER CONDITIONING EQUIPMENT
FOR A
THERMOELECTRIC OUTER PLANET SPACECRAFT
QUARTERLY TECHNICAL REPORT
FOR FOURTH QUARTER, 1969.
JPL CONTRACT NO. 952536
"THIS WORK WAS PERFORMED FOR THE JET PROPULSION LABORATORY, CALIFORNIA INSTITUTE OF TECHNOLOGY, AS SPONSORED BY THE NATIONAL AERONAUTICS AND SPACE ADMINISTRATION UNDER CONTRACT NAS 7-100."

Prepared by:
Robert Andrews
Roman W. Andryczyk
Joel K. Baker
Frank R. Barry
Lloyd Brown
Sal Capodici
Theodore J. Ebersole
Aaron Kirpich
Norman Kutner
Russell R. Bellman

Approved by:


GENERAL ELECTRIC COMPANY
VALLEY FORGE SPACE CENTER
P. O. BOX 8555

PHILADELPHIA, PENNSYLVANIA 19101

THIS REPORT CONTAINS INFORMATION PREPARED BY THE GENERAL ELECTRIC COMPANY UNDER JPL SUBCONTRACT. ITS CONTENT IS NOT NECESSARILY ENDORSED BY THE JET PROPULSION LABORATORY, CALIFORNIA INSTITUTE OF TECHNOLOGY, OR THE NATIONAL AERONAUTICS AND SPACE ADMINISTRATION.

## ABSTRACT

This report covers activities performed from October through December, 1969 under JPL Contract No. 952536. This contract pertains to the design and development of the electrical system and the power conditioning equipment for the TOPS (Thermoelectric Outer Planet Spacecraft) program. During this reporting period a number of breadboard circuits were built and tested including quad redundant switching devices, quad redundant shunt regulators, high voltage conversion for TWT's, and microcircuit packaging. Power system studies have resulted in the tentative selection of $D C$ distribution on a single bus with overcurrent and undervoltage protection features.

## TABLE OF CONTENTS

Page
Cover
Title Page ..... i
Technical Content Statement ..... ii
Abstract ..... i.ij.
Table of Contents ..... iv, v
List of Appendices ..... vi
List of Illustrations
List of Tables ..... $x$vii, viii, $i x$
G1ossary
TECHNICAL DISCUSSION
Section 1 Introduction and Summary ..... 1-1
Section 2 Study Approach ..... 2-1
Section 3 Program Status ..... 3-1
Task 1.0 Power System Requirements ..... 3-7
Task 2.0 Subsystem Design ..... 3-5
2.1 System Description ..... 3-5
2.1.1 Electrical Configuration ..... 3-5
2.1.2 Physical Characteristics ..... 3-9
2.1.3 Interfaces ..... 3-14
A. Telemetry ..... 3-14
B. Command ..... 3-14
C. CC\&S ..... 3-14
2.2 Operational Procedures ..... 3-18
2.3 Load Management ..... 3-18
2.4 Reliability ..... 3-18
Task 3.0 Trade Studies ..... 3-22
3.1 Distribution Studies ..... 3-22
A. Redundancy ..... 3-22
B. Design Flexibility ..... 3-22
3.2 Energy Storage Study ..... 3-23
3.3 Bus Configuration Study ..... 3-24
3.4 Shunt Regulator Study ..... 3-25
Task 4.0 Technology Development ..... 3-27
4.1 Power Distribution Assembly ..... 3-28
4.2 Shunt Regulator Assembly ..... 3-29
4.3 TWT Converter ..... 3-30
4.4 Two Phase Inverter ..... 3-32
4.5 AC Power Conditioners ..... 3-33
4.6 DC Power Conditioners ..... 3-35
4.7 Power Source and Logic ..... 3-36

## TABLE OF CONTENTS (Continued)

Page
Section 4 Planned Follow-On Activities ..... 4-1
Section 5 Conclusions ..... 5-1
Section 6 New Technology ..... 6-1
Section 7 References and Bibliography ..... 7-1

## LIST OF APPENDICES

| A | Reliability Apportionment Method |
| :--- | :--- |
| B | Preliminary Reliability Assessment for Nickel Cadmium |
| C | Batteries |
| D | Comparison of Bus Configurations |
| E | Evaliability with and without Isolation Diodes |
| F | Thermation of Alternative Methods of RTG Voltage Regulation |
| G | Power Switch Configurations |
| H | Shunt Regulator Test Results |
| I | TWT Converter Design Status |
| J | Comparison of AC Motor Drive Circuits |
| K | DC Converter Design Considerations |

## LIST OF ILLUSTRATIONS

| Figure |  | Page |
| :---: | :---: | :---: |
| 2-1 | TOPS-PCE Work Flow Diagram | .2-3 |
| 3-1 | RTG Power Requirements | 3-4 |
| 3-2 | TOPS Power System Block Diagram Sheet 1 | 3-6 |
|  | TOPS Power System Block Diagram Sheet 2 | 3-8 |
| 3-3 | Power Subsystem Breakdown | 3-10 |
| 3-4 | Physical Characteristics Summary | 3-11 |
| 3-5 | Thermal Status | 3-12 |
| 3-6 | Signal Interface Diagram | 3-15 |
| 3-7 | Power Margin Status | 3-19 |
| 4-1 | Schedule of Key Tasks | 4-2 |
| A-1 | TOPS-PCE Functional Block Diagram | A-2 |
| B-1 | Cell Failures Due to Separate Causes | B-2 |
| B-2 | Cumulative Cell Failure Rates | B-3 |
| B-3 | Reliability for 12 Year Mission | B-4 |
| B-4 | Reliability for 9 Year Mission | B-5 |
| B-5 | Reliability for 6 Year Mission | B-6 |
| B-6 | Reliability of Multiple Cell Systems | B-7 |
| C-1 | Isolated Multiple Bus Configuration | C-4 |
| C-2 | Simple Multiple Bus Configuration | C-5 |
| C-3 | Simple Multiple Bus Configuration with Power Cross-over | C-6 |
| C-4 | Protected Multiple Bus Configuration | C-7 |
| C-5 | Protected Multiple Bus Configuration with Power Cross-over | C-8 |
| C-6 | Priority Multiple Bus Configuration | C-9 |
| C-7 | Protected Priority Multiple Bus Configuration | C-10 |
| C-8 | Simple Single Bus Configuration | C-11 |
| C-9 | Protected Single Bus Configuration | C-12 |
| C-10 | Recommended Single Bus Configuration | C-14 |
| D-2 | Four RTG/Diode Configuration | D-2 |
| D-3 | Probability of Loss of One Out of Three RTG's | D-12 |
| D-4 | Probability of Loss of Two Out of Three RTG's | D-13 |
| D-5 | Probability of Loss of All Three RTG's | D-14 |
| D-6 | Probability of Loss of One Out of Four RTG's | D-15 |
| D-7 | Probability of Loss of Two Out of Four RTG's | D-16 |
| D-8 | Probability of Loss of Three Out of Four RTG's | D-17 |
| D-9 | Probability of Loss of All Four RTG's | D-18 |

## LIST OF ILLUSTRATIONS (Continued)

Figure Page
E-1 RTG Power-Voltage Characteristic ..... E-2
E-2 Temperature Effects on Volt-Ampere Characterịstics ..... E-4
E-3 Voltage and Temperature Effects ..... E-5
E-4 Reduced Transient Power Capability ..... E-7
E-5 RTG-Load Relationships ..... E-8
E-6 RTG Temperature with Switching ..... E-10
E-7 Partial Shunt Regulator ..... E-12
E-8 Partial Shunt Regulator Dissipation ..... E-13
E-9 Partial Shunt Junction Temperatures ..... E-14
F-1 Transistor Junction Temperature ..... F-3
F-2 Transistor Sink Temperature ..... F-3
F-3 Radiation Fin Requirements ..... F-5
G-1 Quad Solid State Switch Schematic ..... G-3
G-2 Solid State Voltage Drop ..... G-4
G-3 Quad Transistor Switch Voltage Drop ..... G-5
G-4 Quad Transistor Switch Efficiency ..... G-6
G-5 Low Current Transient Response ..... G-8
G-6 High Current Transient Response ..... G-9
G-7 Controlled Rate of Current Change ..... G-10
G-8 Quad Relay Switch Schematic ..... G-11
G-9 Toggle/Backup Relay Schematic ..... G-14
G-10 Toggle/ON-OFF Relay Switch ..... G-16
G-11 Effect of Voltage on Trip Point ..... G-19
G-12 Effect of Temperature on Trip Point ..... G-20
H-1 Shunt Regulator Schematic ..... H-3
H-2 Load and Temperature Regulation ..... H-4
H-3 . Output Impedance Test Schematic ..... H-6
$\mathrm{H}-4 \quad$ Dynamic Impedance at Three Amperes, $210 \mu \mathrm{~F}$ ..... H-9
$\mathrm{H}-5$ Dynamic Impedance at Six Amperes, $210 \mu \mathrm{~F}$ ..... H-10
H-6 Dynamic Impedance at Nine Amperes, 210 LlF ..... H-11
H-7 Dynamic Impedance at Three Amperes, $1000 \mu \mathrm{~F}$ ..... $\mathrm{H}-12$
H-8 Dynamic Impedance at Six Amperes, $1000 \mu \mathrm{LF}$ ..... H-13
H-9 Dynamic Impedance at Nine Amperes, 1000 L F ..... H-14
H-10 Transient Response Test Schematic ..... H-15
H-11 Step Loading Transient Response ..... H-18
H-12 Step Unloading Transient Response ..... H-19
H-13 Ramp Loading Transient Response ..... $\mathrm{H}-20$
H-14 Ramp Unloading Transient Response ..... H-21
H-15 Transient Response to Step Loads ..... H-22
H-16 Transient Response to Ramp Loads ..... $\mathrm{H}-24$
H-17 Allowable Power Loading ..... H-25
H-18 Allowable Power Unloading ..... H-26
H-19 Fuse Test Schematic ..... $\mathrm{H}-27$
H-20 Transient Response to Fused Loads ..... H-28
H-21 System Response to a Fault ..... $\mathrm{H}-30$
H-22 Capacitive Fault Clearing ..... $\mathrm{H}-31$

## LIST OF ILLUSTRATIONS (Continued)

Figure Page
I-1 TWT Converter Block Diagram ..... I-2
I-2 High Reactance Transformer ..... I-4
I-3 Filament Supply Regulation ..... I-5
I-4 High Voltage Series Regulator ..... I-6
I-5 TWT Converter Schematic ..... I-8
J-1 Direct Drive, Isolated Output ..... J-1
J-2 Isolated Drive, Direct Output ..... J-2
J-3 Direct Drive, Direct Output ..... J-3
K-1 Converter Block Diagram ..... K-1
K-2 DC to DC Converter Schematic ..... K-2
K-3 Thick Film Microcircuit Physical Layout ..... K-9
K-4 Thick Film Microcircuit ..... K-10

## LIST OF TABLES

Table Page
2-1 Task Descriptions ..... 2-2
3-1 Telemetry Measurements ..... 3-16
3-2 Command Requirements ..... 3-17
3-3 Reliability Apportionment ..... 3-20
3-4 AC Power Conditioning Requirements ..... 3-34
A-1 TOPS-PCE Reliability Apportionment Factors ..... A-3
A-2 Addition Model Reliability Apportionment ..... A-8
A-3 Multiplication Model Reliability Apportionment ..... A-9
D-] Values for Reliability Sensitivity Studies ..... D-10
G-1 Comparison of Switch Circuits ..... G-13
H-1 TOPS Shunt Regulator Performance ..... H-5
H-2 Output Impedance with Low Capacitance ..... H-7
H-3 Output Impedance with High Capacitance ..... H-8
H-4 Step Load Transient Response ..... H-16
H-5 Response to Ramped Loads ..... H-17
K-1 DC to DC Converter Weight Breakdown ..... K-5
K-2 Weight Comparison of Discrete Parts Versus Flatpack ..... K-12

## GLOSSARY

|  |  | Page |
| :---: | :---: | :---: |
| Central Computer and Sequencer | CC\&S | 3-2 |
| Factor, Reliability Value | . Fi | A-5 |
| Importance Weighting Factor | Wi | A-4 |
| Low Voltage Cut-off | LVCO | C-7 |
| Power Conditioning Equipment | PCE | 1-1 |
| Probability of Loss of $j$ RTG's | Pj | D-3 |
| Quantity of Heat Loss | Q | F-4 |
| Quantity of Maximum Heat Loss | $Q_{\max }$ | F-4 |
| Radioisotope Thermoelectric Generator | RTG | 1-1 |
| Reliability Apportionment | Ri | A-4 |
| Reliability Figure of Merit | Rj | D-1 |
| Reliability, System | Rs | A-4 |
| Reliability Weighting Factor | Xi | A-4 |
| Shunt Resistor Panel | SRP | 3-9 |
| Thermoelectric Outer Planet Spacecraft | TOPS | iij |
| Transistor - Transistor Logic | TTL | 3-26 |
| Voltage-Current Characteristic | V-I | E-3 |

## SECTION 1. INTRODUCTION AND SUMMARY

This report covers activities performed under JPL Contract No. 952536 for the period 1 October 1969 through 31 December 1969.

The effort of this contract is directed at designing and developing the PCE (power conditioning equipment) for the TOPS concept. The function of this equipment is to receive power from RTG (Radioisotope ThermoeTectric Generator) power sources and to condition, distribute and control this power for the spacecraft loads. The TOPS mission, aimed at a tour of the outer planets, will operate for an estimated 12 year period. Unique design characteristics required for the power conditioning equipment result from the long mission time and the need for autonomous on-board operations due to large communications distances and the associated time delays of ground initiated actions.

The TOPS program was specifically initiated as a means for evaluating the status of various subsystem technologies for extended outer planet missions. This particular power conditioning equipment contract is being conducted within this context. Near term objectives are to develop subsystem concepts, conduct trade studies and identify and proceed with necessary technology developments. Specific trade studies are concerned with the use of AC or DC distributed power, the need for batteries, and the selection of bus configurations which yield a high probability of mission success. Technology developments pertain principally to techniques for increasing the life of power equipment and devices. These include examinations of such items as circuit redundancy and the possible replacement of life limited mechanical relays by solid state switching devices.

Long-term goals will be aimed at designing; building and testing power conditioning equipment against detailed design requirements resulting from the near-term studies and integration with the overall TOPS concept.

The principal accomplishments during this period are as follows:

- Principal emphasis has been placed on a single bus DC distribution system with overcurrent and undervoltage protective features.
- Present weight estimates for the power conditioning equipment are as follows:

PCE within power system - 36.5 lbs.
PCE•in other subsystems - 66.5 lbs .
0. Thermal loading within the PCE equipment bay appears excessive; alternative shunt configurations are being considered.

- Relay and semiconductor switches in quad redundancy configurations were built and successfully tested.
- A quad redundant shunt regulator was built and successfully tested.
- Several transformer configurations have been built and tested for the TWT converter. Operation appears satisfactory though efficiency is low.
- "Flat pack" thick film microcircuitry assemblies have been built and tested, demonstrating their applicability for $D C$ to $D C$ converters.
- A two-phase inverter was fabricated, tested and delivered to JPL.


## SECTION 2. STUDY APPROACH

Original goals in the TOPS-PCE program were to establish component requirements early in the contract period with the objective of designing, fabricating and testing three engineering model sets of the PCE for detivery to JPL by July 1970. As the result of reevaluation and extension of the overall TOPS program schedule, the original goals have been modified as follows. Greater emphasis is to be placed on power system requirements and definition, with particular attention given to the interplay and interdependence with other TOPS subsystems. As presently planned, only one breadboard set of PCE will be fabricated, tested and delivered by July, 1970.

A Work Plan reflecting this change in emphasis is shown on Figure 2-1. The activities have been divided into five categories relating to: (1) Power System Requirements; (2) Power System Design; (3) Trade Studies; (4) Technology Development; and (5) Program Management. A detailed description of tasks within each category is provided in Table 2-1.

TABLE 2-1 - TASK DESCRIPTIONS

NO.
1.0 Subsystem Requirements
2.0 Subsystem Design
2.1 System Description
2.2 Operational Procedures
2.3 Load Management
2.4 Reliability
3.0 Trade Studies
3.1 Distribution Studies
3.2 Energy Storage Study
3.3 Bus Configuration Study
3.4 Shunt Regulation Study
4.0 Technology Development

SCOPE
Establish load profiles, mission constraints, technical interfaces, environments, etc. through liaison with JPL.

Develop design of the subsystem through definition of the following:
Electrical Configuration - Block diagrams, types of power, power level limitations, transient behavior

Physical Configuration - Size, volume, weight, thermal characteristics, foczution
Interfaces - computer, telemetry, command, attitude control, etc.
Test, ground checkout, flight operations
Power margin analysis
Design status evaluation, where and how redundancy should be applied.
Evaluation of principal design aiternatives
Select the best distribution method from the point of view of efficiency, flexibility, experience, reliability and any other pertinent factors.

Synthesize two power systems with and without batteries. Compare these systems on the basis of weight and reliability. Provide recommendations as to preferred TOPS-PCE approach.

Evaluate several practical bus configurations from the point of view of tolerance to source and/or load failures and the degree to which service can be restored.

Evaluate shunt regulation concepts from point of view of RTG protection, reliability, thermal load and electrical performance characteristics.

Identify required development items and proceed with design \& breadboard development.
4.1 Power Distribution Assembly
4.2 Shunt Regulator Assembly
4.3 TWT Converter
4.4 Two Phase Inverter Assembly
4.5 AC Power Conditioners
4.6 DC Power Conditioners
4.7 Power Source \& Logic Assembly
4.8 Subsystem tests
4.9 Bench Test Equipment
4.10 Advanced Circuit Development
5.0 Program Management

Combine development components into a subsystem configuration \& perform tests. Design and build equipment for component and subsystem tests.

Development of new and unique circuit concepts.

Manage manpower resources, finances, schedules.

## SECTION 3. PROGRAM STATUS

This section reports on each of the task items listed in Table 2-1.

## Task 1.0 Power System Requirements

Design guidelines for the TOPS Power Conditioning Equipment have been developing in conjunction with overall system design guidelines for the TOPS mission. At this point in the program, load estimates and sequence profiles are of a preliminary nature as are interface definitions with the numerous spacecraft subsystems. Some of the more important guideline factors used for concept development and initial sizing purposes are described below:

- Power source - 4 RTG's, each rated at 150 watts at beginning of mission and 110 watts at end of mission.
- Life - 12 years.
- No batteries to be used unless higher reliability and/or mission advantages can be demonstrated.
- Reliability shall be a strong factor in the PCE design, and shall be achieved through judicious part selection, use of redundancy, etc. No single component failure shall cause catastrophic failure of the PCE. No failure in the power source shall impair operation of the PCE. Additionally, redundant power supplies shall be used for all mission critical subsystems.
- On/off switching shall be provided for all non-mission critical subsystems.
- All power on/off switches and all primary/standby unit switches shall be commandable by both a primary source in the Central Computer and Sequencer (CC\&S) and a backup source by ground command through the flight command subsystem.
- Telemetry points shall be incorporated in the PCE to provide the CC\&S with information on the performance of the PCE, so that in the event of PCE failures the CC\&S can take corrective action (switch to a standby unit, remove a faulted load from the bus, etc.)
- Some capability will exist in the PCE to detect faulted loads or PCE failures, and to remove faulted loads or switch to standby PCE units in the event that the CC\&S is unable to perform these functions.
- Short circuit protection in the form of circuit breakers that may be reset by CC\&S or ground command shall be provided for bus protection at the front end of PCE power supplies:
a) As a series element for all subsystems which are not mission critical;
b) Where necessary to insure that a secondary mode of operation is obtainable by either on-board logic or ground command in the event of a failure in an element of the primary mode.
- Circuitry shall be provided to minimize power switching transients and to limit current in the event of a load or power supply fault.
- Non-toggle switching shall be used so that knowledge of switch status is not required and so that multiple commands can be sent.
$1.0 \begin{aligned} & \text { POKER SYSTEM } \\ & \text { REQUIREMENTS }\end{aligned}$
2.0 POKER SYSTEM
DESIGN
3.0 TRADE STUDIES
4.0 TECHNOLOGY DEVELOPMENT
 USED) CIRCUITS
- Main inverters and $D C$ to $D C$ converters shall be capable of freerunning should the sync signal be lost.
- Weight and volume of the PCE shall be minimized.
- Power efficiency of the PCE, including inverters, converters, switches, etc., shall be maximized:
- Power consumption by the power switching control circuitry shall be minimized.
- Immunity to spurious switch operation shall be provided.
- The type approval temperature range shall be $-20^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ as measured at the shear plate of the power bay.
- The regulation of the shunt regulator shall be traded off against the required regulation of the power supplies, and an optimization in terms of efficiency shall be reached.
- The nominal frequency of the two phase gyro inverter shall be between 1584 Hz and 1616 Hz . The frequency tolerance of this inverter shall be $\pm 0.01 \%$. The frequency of the two phase momentum wheel inverter shall be $400 \pm 5 \% \mathrm{~Hz}$.
- If an $A C$ distribution system is used, the frequency tolerance shall be $\pm 5 \%$.
- Load requirements as a function of mission phase are summarized on Figure 3-1.


FIGURE3-1. RTG POOWER REQUIREMENTS

## Task 2.0 Subsystem Design

### 2.1 System Description

Based on preliminary trade study indications, a tentative selection has been made of a DC distribution system. Its principal features are described below:

### 2.1.1 Electrical Configuration

A block diagram of the system is shown on Figure 3-2. Four RTG's are used, estimated to provide an initial output of 600 watts ( 150 watts each) and a conservative end of life power (after about 12 years) of 440 watts ( 110 watts each). The RTG outputs are combined through isolation diodes to a shunt regulated 30 VDC bus. The shunt regulator maintains constant load conditions on the RTG's and is of a quad redundant configuration permitting a short or onen failure in any of its sections.

The regulated $D C$ power is distributed to the various loads through current protection devices (which operate only as a result of load short failures) and power control switches. Converters, located at the loads, condition the power to the particular user voltage requirements. Individual converters may serve from one to several loads depending on functional and physical considerations.

The shunt regulator can dissipate only a portion of the largest amount of excess RTG power expected during the mission. Auxiliary loads operated by command or automatic on-off controls are used to absorb any excess power above that dissipated in the shunt regulator. These

auxiliary loads will be active principally early in the mission when RTG output is highest.

Load management will be accomplished by control of the on-off switches at each load. The CC\&S will be the principal source of signals controlling these switches in accordance with the mission sequence. A more thorough discussion of the load management concept using the CC\&S is provided under Task 2.3.

Load faults and/or overload conditions are handled in several ways. First, if a specific load fails in short circuit, a current limiter on the input line limits the current to a preset level, or the overcurrent condition can be used to trip the control switch removing power from the load. Which of the two methods should be used for particular loads has not as yet been resolved. If a severe overload condition occurs, possibly as a result of a fault in a load that is not current limited, the system reacts through the initiation of a low voltage cutoff circuit. When the system voltage is depressed to some pre-established level, this circuit opens the control switches of designated non-critical loads. Power is sequentially reapplied to these loads by the CC\&S. By comparing the change in shunt current as power is restored to each load with prestored data concerning each load, the CC\&S can identify the load which has caused a failure and either bypass this load or substitute a standby unit.

Figure 3-2, Sheet 2, shows the latest definition of loads and assigned power control switches.

### 2.1.2 Physical Characteristics

Physically the power system consists of four RTG's, a single bay assembly containing the power conditioning equipment and a Shunt Resistor Panel (SRP), which contains the resistors of the shunt regulator and the auxiliary dissipation loads. DC to DC converters for the detailed conditioning of load power are considered to be part of the load subsystems. However, for comparing the system described here with other candidate configurations, the converters are included as part of the power system.

Figure 3-3 shows the physical breakdown of assemblies comprising the power system. Weight, size and volume estimates for the PCE, SRP and DC to DC converters are shown in Figure 3-4.

A preliminary thermal evaluation of the PCE bay assembly is shown on Figure 3-5. This evaluation is based on limiting the dissipation from the bay to 100 watts or less. As a result $\overline{\text { pf }}$ discussions at JPL, it was determined that the bay thermal dissipation area will be about 225 square inches and can dissipate up to 50 watts for an average equipment temperature of $70^{\circ} \mathrm{F}$. It was indicated that by utilizing other lateral regions on the equipment bay, it will be feasibie to dissipate around 100 watts and still maintain equipment temperatures at $70^{\circ} \mathrm{F}$. This is the basis for the thermal breakdown shown in Figure 3-5. With the 100 watt dissipation constraint, it is necessary to remove a large portion of the potential shunt


FIGURE 3-3 POWER SUBSYSTEM BREAKDOWN

|  | VOLUME, cu in. | WEIGHT, lbs. |
| :---: | :---: | :---: |
| PCE Bay Assembly <br> Power Distribution Assembly <br> Shunt Regulator Assembly <br> Power Source and Logic Assembly <br> Chassis, wiring <br> Subtotal | $\begin{array}{r} 780 \\ 220 \\ 120 \\ 220 \\ \hline 1340 \end{array}$ | $\begin{array}{r} 20.0 \\ 3.5 \\ 3.0 \\ 5.5 \\ \hline 32.0 \end{array}$ |
| Shunt Resistor Panel Assembly <br> Subtotal | $\frac{650}{650} \text { * }$ | $\frac{4.5}{4.5}$ |
| Conversion Equipment (In other subsystems) <br> TWT Converter <br> Two-Phase Inverters (8) <br> A11 other converters (41) <br> Subtotal | $\begin{array}{r} 200 \\ 480 \\ 7400 \\ \hline \\ \hline 2080 \end{array}$ | $\begin{array}{r} 6.5 \\ 14.0 \\ 46.0 \\ \hline \end{array}$ |
| TOTALS <br> Without Conversion Equipment <br> With Conversion Equipment | $\begin{aligned} & 1990 \\ & 4070 \end{aligned}$ | $\begin{array}{r} 36.5 \\ 103.0 \end{array}$ |

[^0]FIGURE 3-4 PHYSICAL CHARACTERISTICS SUMMARY


FIGURE 3-5 THERMAL STATUS
regulator dissipation to another location. This is done by locating the shunt resistor elements outside of the PCE bay - specifically on the Shunt Resistor Pane1. Because of other fixed dissipation within the PCE bay, it is necessary to limit the shunt transistor dissipation to 40 watts. This maximum transistor dissipation occurs when the transistor voltage drop is equal to the resistor voltage drop, which at 15 volts and 40 watts is equivalent to a resistance of 5.625 ohms. When greater overall shunt dissipation is required, the transistor drop is decreased to a minimum of 5 volts, established by the particular shunt regulator design approach. At this point the respective transistor and resistor dissipations are 22 watts and 111 watts for a maximum total of 133 watts.

A rough survey of the load profile indicates that the load may be as low as 250 watts. With an RTG output of 600 watts, it would be necessary to dissipate 350 watts. Since the active shunt with this thermal constraint cannot handle more than 133 watts, auxiliary parasitic loads of about 220 watts are required. Allowing for some margin, three auxiliary loads of 100 watts each are tentatively selected. The resistors for these loads are located on the Shunt Resistor Panel (SRP) along with the active shunt resistors for a maximum dissipation capacity of $300+111$ $=411$ watts. Assuming an average pane 1 temperature of $100^{\circ} \mathrm{C}$ and an emissivity of 0.9 , the required panel area is 4.5 square feet, assuming radiation from only one panel surface.

### 2.1.3 Interfaces

Some preliminary interface considerations with the power system are discussed below:
A. Telemetry

The general concept for handling measurement data for telemetry purposes will be to condition all signals to a 0 to 5 volt analog signal corresponding to the measurement range. Signal source impedance will be 5000 ohms or less. Depending on the number of measurements, it is possible that they will be multiplexed and transmitted from the subsystem through a single coax cable as shown in Figure 3-6. This approach would also be used to route signals to and from the CC\&S and command subsystems. If this concept is adopted, the required multiplexing and modulation/demodulation equipment would be supplied for inclusion in the PCE equipment bay. Table $3-1$ is a preliminary breakdown of telemetry measurements.
B. Command

A preliminary breakdown of command requirements is shown on Table 3-2.
c. CC\&S

Generally the CC\&S interaction with the power system will be to control the power applied to the various loads. This control will depend on the particular mission sequence and the power margin status. As long as sufficient margin is available, operations can proceed according to planned sequences. If margins are insufficient,


FIGURE 3-6 SIGNAL INTERFACE DIAGRAM

TABLE 3-1 TELEMETRY MEASUREMENTS

| QUANTITY | MEASUREMENT | RANGE |
| :---: | :---: | :---: |
| 4 | RTG output voltage | 0 to 60 volts |
| 4 | RTG output current | 0 to 10 amperes |
| 1 | Shunt regulator current | 0 to 5 amperes |
| 1 | Main bus current | 0 to 20 amperes |
| 1 | Main bus voltage | 27.5 to 32.5 volts |
| 8 | RTG temperature | Later |
| 3 | Auxiliary load switch on-off state |  |
| 80 | User load switch on-off state |  |

TABLE 3-2 COMMAND REQUIREMENTS

| QUANTITY | COMMAND FUNCTION |
| :---: | :--- |
| 3 | Turn on auxiliary loads |
| 3 | Turn off auxiliary loads |
| Later | Turn on user loads |
| Later | Turn off user loads |

the CC\&S, through stored instructions, withholds power according to some priority criterion. As presently visualized, status information for margin determination will be multiplexed and distributed in a manner similar to the telemetry information.
2.2 Operationa1 Procedures
This section will concern test, ground checkout, flight operation, and associated equipment. There is no significant data to report at this time.

### 2.3 Load Management

This task will continually assess the margin status of the power system by comparing its capability against power requirements. The margin evaluation will take the following factors into account:

- Load profile information
- RTG time degradation
- Conditioning losses
- Contingency allowance
- Transient overshoot

Based on the latest information pertaining to these factors, Figure 3-7
shows the present estimate of margin status at the planet encounter times.
2.4 Reliability

Summary
Using a TOPS PCE reliability goal of 0.95, an apportionment was performed to allocate reliability objectives to the five major assemblies.

Results of the apportionment are as follows:


## TABLE 3-3 RELIABILITY APPORTIONMENT

| ASSEMBLY | RELIABILITY OBJECTIVE |
| :--- | :---: |
| Power Source and Logic | .991 |
| Shunt Regulator | .989 |
| Main Inverter | .991 |
| Power Distribution | .987 |
| Two-Phase Inverter | .991 |

The above values will be updated when more detailed design definition of the assemblies permits a reevaluation of the factors used for computing the apportionment. The apportionment method is discussed in Appendix A.

## Task 3. Trade Studies

The status of trade studies effecting system design selection is presented be.low:
3.1 Distribution Studies

This trade study concerns the question of whether $A C$ or $D C$ is the preferred form of power distribution. Results thus far favor the DC distribution option because of lower weight and higher efficiency. These differences arise principally from the additional stage of transformation required with the AC distribution method. There are additional factors to be studied before a final seitection is made. These concern the following:
A. Redundancy

When the spacecraft loads are more firmly established, including the intended use of load redundancies, it will be possible to more accurately determine the number of converters that would be required for a DC distribution approach. Practical considerations of operating several loads from a common converter will be considered in establishing this number. Standby or functional redundancy will be taken into account where this approach is not practical. The AC distribution method will be similarly evaluated. From these more developed AC aṇd DC distribution models, reliability, weight and efficiency factors will be reevaluated.
B. Design Flexibility

Probably the greatest merit of the AC distribution method lies in its insensitivity to load design changes, i.e., its flexibility in adapting to changed load requiirements. The effect of user changes
are usually limited to the transformer/rectifier serving the particular user. With the DC distribution method,load changes will also generally äffect only one converter. Since converters contain more circuitry than transformer-rectifiers, the effect of load changes may be more involved. In studying possible converter configurations for the TOPS-PCE, it is believed that the design can be modularized to use standard assemblies with the exception of the transformer and rectifier elements. Since these are the identical elements affected by changes in the $A C$ system, it is believed that the standard module approach for $D C$ to $D C$ converters will permit changes to be accommodated with similar ease. These ideas are being evaluated presently.

### 3.2 Energy Storage Study

One of the guidelines used on TOPS is to design the spacecraft and mission sequences without dependence on battery energy storage. This is largely due to uncertainties in predicting battery performance over a 12 year period.

The purpose of this study task is to review constraints relative to battery requirements, develop power system designs with and without batteries, evaluate their impact on the spacecraft and mission design, and thereby determine whether the no-battery guideline is valid.

The study approach will be as follows: Develop sufficient understanding of the mission to determine when and how battery power would be used.

Develop power system design concepts with and without batteries. Regarding battery design; analyze the range of possible configurations considering the number of series cells and ampere-hour sizes or reliability.

Compare the power system designs with and without batteries in terms of general physical and electrical characteristics and estimate their impact on mission capability.

Effort so far on this study has been principaliv devoted to Ttom \& ahove concerning battery design. Battery reliability trades are discussed in Appendix B.

### 3.3 Bus Configuration Study

Several evaluations have been completed and others are underway concerning the bus configuration selection. A variety of RTG/bus arrangements are considered in Appendix $C$. The general conclusion is that a single bus configuration provides the most suitable arrangement. Appendix $D$ considers the merits of RTG diode protection and indicates under what conditions the use of diodes is desirable.

The results of other subtasks are too preliminary other than to report their general objectives. Based on the single bus conclusion, a reliability study is proceeding to evaluate two basic single bus variations. One uses current limiting devices at all loads as a means of providing load fault protection; a second approach considers the use of only several current limit devices to assure the provision of power to the CC\&S under load fault conditions.

### 3.4 Shunt Regulation Study

The purpose of this study is to determine the most effective means for accommodating the RTG's by assuring proper load conditions for the expected modes of operation. The name of the study results from the fact that linear shunt regulation appears to be the best method for providing the desired operating conditions. This conclusion is the result of comparing several methods as described in Appendix $E$.

The equipment bay constraints being considered for the TOPS-PCE will not allow the use of a fully integrated linear shunt regulator for the expected range of thermal dissipation.

This problem was discussed earlier under Task 2.1 and related to the maximum transistor dissipation that could be accommodated within the equipment bay . For long-life goals it is desirable to locate transistors within a temperature controlled region. Resistors are not as critical in this regard and therefore the approach is to accommodate resistor dissipation on a separate environmentally exposed pane 7 , thereby reducing the thermal burden on the PCE bay. In spite of this alleviation, the transistor dissipation would still be excessive. For this reason it was necessary to reduce the active shunt capability and add auxiliary loads to maintain the overall system dissipation capability. The auxiliary load resistors would also be located on an exposed panel and would be controlled by switches located in the PCE bay. Since such switches (solid state or relay types) are either fully on or off, they dissipate negligible power.

The auxiliary load approach requires some control method for determining when the auxiliary loads should be applied or removed. It may be possible to implement this control by around command or, knowing the load profile and RTG performance in advance., it may be feasible to program these loads with the CC\&S. An alternative method of control may be to switch in each auxiliary load at discrete levels within the band of main bus voltage regulation. At the highest
error level all auxiliary loads would be switched in with the active shunt load also near its highest value: As the voltage decreases becâuse of higher power demands, the active shunt is gradually unloaded. At some discrete level, one of the auxiliary loads is abruptly interrupted and the active shunt readjusts to absorb this incremented power. As the voltage decreases further because of higher demands, the active shunt is again gradually unloaded, the second auxiliary load is interrupted, and so on through the additional auxiliary loads. Some deadband will be required to avoid instabilities that might result with turning the auxiliary loads on or off.

Circuit concepts and general system implications of the above possibilities will be examined in this coming period.

Appendix $F$ presents some supporting data on the thermal performance of shunt regulator elements.

## Task 4.0 Technology Development

The following sections report on the status of technology developments undertaken thus far in the program. For the most part these developments concern circuit designsfor the various power conditioning elements. These designs are being perfected to a breadboard"demonstration stage. Together with the system definition activity, this technology development effort will serve to define PCE hardware requirements in a later phase of the TOPS program.

To provide some perspective, the technology developments are discussed as they relate to each functional block of the PCE. Thus, switch
developments are discussed as part of the Power Distribution Assembly since the majority of these switches will be contained in that assembly. A summary of the presently defined function and design approach for each functional block precedes the technology status discussion.

### 4.1 Power Distribution Assembly

Function

- Houses power control switching devices
- Number of switching circuits: 90
- Type power:
(typical) 30 VDC
50 VAC, 4096 Hz
- Switch ratings: up to 5 amperes
- Control signal: 5 VDC, Transistor-Transistor Logic (TTL) 30 millisecond pulse
- Protective features: Current limit Current trip
- Transient suppression: Ramp-on and Ramp-off features


## Approach

- Analyze $A C$ and $D C$ switching circuitry features:

Redundancy
Ramp turnmon
Ramp turn-off
Overcurrent limit
Overcurrent trip

- Build, test and detiver:
- A quad relay switch, applicable to $A C$ and DC distribution, with an overcurrent trip on DC only.
- A quad semiconductor switch, applicable to DC oniy, with an overcurrent trip, and an isolated light driver.
- An AC static switch, current limited, foldback or overcurrent trip, with both saturable reactor and silicon controlled rectifier as candidates in a fifty volt RMS system.


## Status

- Requirements for toggle command have been deleted.
- Quad relay and semiconductor switches with overcurrent protection for use with DC power were built and successfully tested. Results are discussed in Appendix $G$.
- A saturable reactor AC static switch with current limiting was breadboarded and will be tested.


### 4.2 Shunt Regulator Assembly

Function

- Maintains constant RTG operating conditions by regulating voltage and absorbing excess power.
- Regulation: 30 VDC $\pm 1 \%$
- Excess power: 350 watts
- Losses (with no shunting): 0.5 watts
- Dynamic impedance: 0.1 ohms ( 0 to 1 MHz )
- Transient response: Recover to within regulation in one millisecond for a step load change of 270 watts.


## Approach

- Develop and test a breadboard shunt regulator with emphasis on quad redundancy features i.e., a design that can accept either a short or open of any single part.
- The quad shunt regulator builit in the previous quarter was completely tested. The results of this testing are reported in Appendix H .


### 4.3 TWT Converter

## Function

- Provides DC to. DC conversion of electrical power to satisfy traveling wave tube requirements.
- Input voltage: 30 VDC $\pm 1 \%$
- Output voltage

Helix: $\quad 3400$ to 3500 VDC, settable within $0.2 \%$; regulation $\pm 0.5 \%$; ripple 1.0 volt peak to peak.

Collector: 1425 to 1525 VDC, settable within $0.5 \%$; regulation $\pm 1.0 \%$; ripple 2.0 volts peak to peak.

Anode: $\quad 100$ to 400 VDC, settable within 5.0 volts; regulation $\pm 1.0 \%$; ripple 1.0 volt peak to peak.

Filament: 5.0 to 5.5 volts rms, settable within 0.1 volts; regulation $\pm 3.0 \%$.

- Current

Helix: 2 to 5 milliamperes
Collector: 43 to 48 milliamperes
Anode: 0.2 milliamperes
Filament: 220 milliamperes with a 400 milliampere limit

- Operation required through atmospheric pressure decrease.


## Approach

- Develop and test a breadboard unit with emphasis on transformer design and fabrication techniques and the high voltage series regulator.

Status

- Circuit designs were developed for the TWT converter as described in Appendix I.
- Seven transformer configurations have been built and tested with varying degrees of success. Latest version shows satisfactory operation though efficiency is 10w ( $70 \%$ against a goal of $90 \%$ for the overall supply).
- Two series regulator circuits have been built and tested. Improvements in converter filter characteristics are required to attenuate the input ripple to the series regulators.


### 4.4 Two-Phase Inverters

## Function

- Provides two phase DC to AC conversion for gyros and momentum flywheels.
- Requirements

|  | GYROS | WHEELS |
| :--- | :--- | :--- |
| Power rating, continuous | 12 watts | 11 watts |
| Power rating, peak | 20 watts | 11 watts |
| Frequency | 1600 Hz | 400 Hz |
| Electrical configuration | 3 wire | 4 wire |
| Command logic | $5 \mathrm{v} . \mathrm{TTL}$ | $5 \mathrm{v} . \mathrm{TTL}$ |
| Phase reversal | No | Yes |
| Inhibit override | None | 200 ms pulses |
| Free run | Yes | Yes |
| Output isolation | $26 \mathrm{VAC}+5 \%$ | $26 \mathrm{VAC}+5 \%$ |
| Output voltage | $1600 \mathrm{~Hz}+0,-2 \%$ | $400 \mathrm{~Hz} \pm 5 \%$ |
| Free run frequency | $\pm 0.5 \%$ | Not required |
| Frequency stability |  |  |
| Approach |  |  |

Status

- A breadboard unit was built and tested to the requirements defined early in the program. No unique technology problems were identified. New designs will be developed and built to the requirements described above.

A discussion of alternative $A C$ motor drive circuits is presented in Appendix $J$.

### 4.5 AC Power Conditioners

## Function

- Two steps are involved:
(1) Invert power from regulated $D C$ to $A C$ for general
distribution to the loads.
(2) At each load, transform and rectify to multiple voltage levels.
- Inverter input voltage: $30 \mathrm{VDC} \pm 1 \%$
- Inverter output voltage: tentatively at 50 volts rms', square wave, 8192 Hz
- Inverter to free run with loss of timing signal.

Approach

- Build and test one inverter and three transformer-rectifiers for purposes of comparing weight, efficiency and electrical performance with the DC to DC converters. Inverter and transformer-rectifiers are to furnish the loads listed in Table 3-4.


## Status

- No activity to report.

TABLE 3-4
AC POWER CONDITIONING REQUIREMENTS

| INVERTER | TRANSFORMER-RECTIFIER | $\begin{aligned} & \text { OUTPUT } \\ & \text { VOLTAGE } \end{aligned}$ | PERCENT REGULATION | POWER <br> WATTS |
| :---: | :---: | :---: | :---: | :---: |
| Input Voltage: $30 V D C \pm 1 \%$ | No. 1 Science Data Subsystem | $\begin{aligned} & +5 \\ & +15 \\ & -15 \end{aligned}$ | $\frac{+10}{\frac{+5}{+5}}$ | $\begin{gathered} 15.75 \\ 1.5 \\ 1.5 \end{gathered}$ |
| Output Voltage: 50 VAC RMS $+2 \%$ square wave | No. 2 DC Magnetometer Experiment | $\begin{aligned} & +8 \\ & -8 \\ & +12 \\ & -12 \\ & +25 \\ & -25 \\ & +5 \end{aligned}$ |  | $\begin{aligned} & .4 \\ & .4 \\ & .4 \\ & .4 \\ & .2 \\ & .2 \\ & .3 \end{aligned}$ |
| Output Power: <br> 6 watts minimum <br> 60 watts maximum | No. 3 Tracking Receiver | $\begin{aligned} & +6 \\ & -6 \\ & +15 \\ & -15 \end{aligned}$ | $\pm 2$ | 2.0 |
| Output Frequency: <br> 8192 Hertz $\pm 5 \%$ |  |  |  |  |

### 4.6 DC Power Conditioners

## Function

- Convert from regulated 30 VDC to user voltage levels.
- Separate converters to be used at each load or functional load group.
- All switching frequencies to be synchronized by single clock signal.
- Converters to free run with loss of timing signal.

Approach

- Build and test three converters for comparison of weight, efficiency, and electrical performance with inverters and transformer-rectifiers. Loads are to be as shown for Task 4.5.


## Status

- The electronic portion of the converter has been packaged using thick film microcircuitry techniques. Three such "flat pack" units have been built and functional tests were performed demonstrating feasibility. Some of the current paths must be reconfigured to reduce resistance.
- No further effort will be expended on the flat-pack technology. The three converters for comparison with inverters and transformerrectifiers will be built using discrete piece part packaging methods.
- Design factors to be considered for $D C$ to $D C$ converters are discussed in Appendix ${ }^{\circ}$ K.


### 4.7 Power Source and Logic

## Function

- Hauses RTG isolation diodes, telemetry conditioning circuitry, and fault detection circuitry.


## Approach

- Design and build breadboards of unique circuit eiements, such as voltage monitors, current monitors, and fault detection circuits Status
- No activity has been initiated.


### 4.8 Subsystem Tests

These tests will be conducted to demonstrate the power system design concept using the breadboard assemblies of specific components. No activity has been initiated on this task.

### 4.9 Bench Fest Equipment

This equipment will be built and used in conjunction with the subsystem tests (Task 4.8). No activity has been initiated on this task.
4.10 Advanced Circuit Development

Specific activity relating to this task is reported under Task 4.6 covering thick film microcircuitry packaging methods.

Scheduled tasks activities for the coming quarter are shown on Figure 4-1. The planned activities are described below:

## Task

1.0 Subsystem Requirements

### 2.0 Subsystem Design

2.1 System Description
2.2 Operational procedures
2.3 Load Management
2.4 Reliability

### 3.0 Trade Studies

3.1 Distribution Studies
3.2 Energy Storage Study

## Activity

 Sustaining effort for updating load profiles and interface requirements.Provide updated descriptions of AC and DC power system versions.

Provide first cut description of ground, launch and flight operations including ground equipment identification. Update margin assessment using latest RTG output information, load profiles and conversion efficiencies based on test data, if available. Calculate reliability vs mission time for the preferred design.

Complete AC vs DC trade by comparing weight, power and reliability.

Compare systems with and without batteries for the ascent and encounter phases. Consider separately the need for batteries if no RTG power is available during launch.


## Task

### 3.3 Bus Configuration

### 3.4 Shunt Regulator Study

### 4.0 Technology Development

4.1 Power Distribution Assembly
4.2 Shunt Regulator Assembly
4.3 TWT Converter
4.4 Two-Phase Inverter
4.5 AC Power Conditioners
4.6 DC Power Conditioners
4.7 Power Source and Logic Assembly
4.8 Subsystem Tests
4.9 Bench Test Equipment

Complete breadboard demonstration of AC static switch.

## Activity

Make final selection and provide supporting trade study data.

Define the logic and operational requirements for auxiliary load implementation.

Complete ECAP response analysis.
Complete the converter breadboard.
Build a second breadboard and modify the first breadboard.

No activity planned.
Fabricate and test 3 converters.

Design and test typical telemetry circuits. No activity planned.

Generate parts list and order parts.

### 5.0 CONCLUSIONS

The early phases of this program have been mostly concerned with developing circuits and devices to meet the extended life requirement of the TOPS mission. Concerning this aspect of the program, the principal conclusions are:

- No severe technological problems associated with extended life capability have been encountered.
- The design of a high voltage transformer for the TWT converter has proven to be difficult. Some degree of success has been reached and further work is proceeding.
- Circuit redundancy techniques are practical and have been successfully applied to solid-state and relay switching devices, and the shunt regulator.

Greater emphasis is presently being placed on system studies for defining the power system. A number of specific studies are in process. Preliminary findings are as follows:

- As a result of recent briefings on the RTG status, it is possible that power will not be available or may be severely limited during the launch phase.
- The range of required shunt heat dissipation appears large and may necessitate that the dissipation elements be located on surfaces external to the equipment bay.


## SECTION 6 NEW TECHNOLOGY

No items of new technology have been identified during the period covered by this report.

## SECTION 7. REFERENCES AND BIBLIOGRAPHY

1. Statement of Work, Contract No. 952536, Modification No. 1, dated 27 June 1969.
2. Statement of Work, Modification No. 4, revised 20 November 1969.
3. Statement of Work, Modification No. 4, revised 5 December 1969.
4. Design Requirements and Constraints for Thermoelectric Outer Planet Spacecraft (TOPS), Power Subsystem dated 24 April 1969.
5. TOPS Mission Objectives and Design Criteria No. TOPS-2-100 dated 17 February 1969.
6. TOPS-3-100 TOPS Spacecraft Characteristics and Restraints, June 25, 1969.
7. TOPS-3-110 Functional Req., TOPS Functional Block Diagram, June 5, 1969.
8. TOPS-3-180 Functional Req., TOPS Spacecraft Configuration, June 5, 1969.
9. TOPS-3-190 Functional Req., TOPS Structural Design Criteria, June 12, 1969.
10. TOPS-3-190 Functional Req., TOPS Structural Design Criteria, October 14, 1969.
11. TOPS-3-210 Functional Req., TOPS Design Criteria for Spacecraft Temperature Control, June 10, 1969.
12. TOPS-3-210 Functional Req., TOPS Design Criteria for Spacecraft Temperature Control, October 14, 1969.
13. TOPS-3-220 Functional Req., TOPS Electronic Packaging, June 1, 1969.
14. TOPS-3-230 Functional Req., TOPS Equipment and Weight List, June 4, 1969.
15. TOPS-3-250 Functional Req., TOPS Power Profile and Allocation, June 16, 1969.
16. TOPS-3-270 Functional Req., TOPS Spacecraft Data Handling, May 29, 1969.
17. TOPS-3-290 Functional Req., TOPS Spacecraft Ground Command and CC\&S Command Structure, June 4, 1969.
18. TOPS-4-2001 Functional Req., TOPS Flight Equipment Structure Subsystem, 10 September 1969.
19. TOPS-4-2004 Functional Req., TOPS Power Subsystem, June 10, 1969.
20. TOPS-4-2010 Functional Req., TOPS Flight Equipment Propulsion Equipment, 23 September 1969.
21. TOPS-4-2011 Functional Req., TOPS Temperature Control Subsystem, 14 October 1969.
22. TOPS-4-2017 Functional Req., TOPS Flight Equipment S/X Band Antenna System, 14 October 1969.
23. TOPS-4-2018 Functional Req., TOPS Meteoroid Protection Subsystem, 15 October 1969.
24. TOPS Power Profile dated 21 March 1968.
25. TOPS Power Subsystem Requirements dated 10 Apri1 1969.
26. Power Profile dated 27 June 1969.
27. TOPS Power Subsystem Requirements dated 8 July 1969.
28. Power Profile and Allocation dated 4 August 1969.
29. RTG Power Requirements by Mission Phase dated 20 October 1969.
30. Load Criticality List (TOPS) dated 1 August 1969.
31. TOPS Flight Sequence 20 March 1969.
32. TOPS Flight Sequence 31 March 1969.
33. TOPS Electronic Packaging Preliminary Layout dated 1 October 1969.
34. Guidelines for Magnetic Control of TOPS Hardware, by J.G. Bastow, 23 May 1969.
35. Performance Characteristics of a Silicon-Germanium RTG in Long-Term Operation dated 29 April 1969.
36. Traveling-Wave Tube Amplifier Power Supply, Detail Specification for, dated 11 December 1969.

37: TOPS Power Switching, by Dean Anderson, dated 22 September 1969.
38. Computational Requirements of the Power Subsystem, Preliminary, dated 17 December 1969.
39. A Redundant Shunt Regulator Concept, dated 18 December 1969.
40. TOPS Recormended Parts Failure Rate Data dated 10 April 1969.
41. Preferred Parts List JPL Spec. ZPP-2061-PPL-K dated 1 July 1969.
42. Candidates for the TOPS Recommended Parts List dated 31 December 1968.
43. Screening Requirements for Electronic Parts, General Specification dated 25 April 1966.
44. Failure Rate for Mariner Mars Power System Study.
45. Mariner Mars 1969 Electrical Interface and Electrical Grounding dated 25 September 1968.
46. Mariner Mars 1969 Electrical Interface and Electrical Grounding, 29 February 1968.
47. Major System Design Problems for Deep Space Probes by William J. Dixon AIAA Paper No. 66-887 December 1967.
48. To the Outer Planets by James E. Long, Astronautics and Aeronautics June 1969.
49. Design of an Unmanned, Automated Spacecraft for the Grand Tour by L. E. Hove, IAF Paper No. AS45 October 1968.
50. Earth-Based Navigational Capabilities for Planetary Missions by T. W. Hamilton, AIAA Paper No. 68-852 - August 1968.
51. Trajectory Analysis of a Grand Tour Mission to the Outer Planets by Louis Kingsland, Jr., AIAA Paper No. 68-1055 - October 1968.
52. Automatic Maintenance of Aerospace Computers and Spacecraft Information and Control Systems., by Avizienis, Mathur, Rennels and Rohr.
53. TOPS Power Subsystem Development Program dated 20 November 1969.
54. An Unorthodox Transformer for Free-Running Inverters, by Francis C. Schwartz, 4 August 1969.
55. AC Current Limiters, Wilorco, Inc., dated 27 June 1969.
56. Bi-Weekly Progress Review Meeting Minutes - 8 May 1969.
57. Minutes of an Informal Meeting at ERC - 14 May 1969.
58. Bi-Weekly Progress Review Meeting Minutes - 26 May 1969.
59. Bi-Weekly Progress Review Meeting Minutes - 12 June 1969.
60. Bi-Weekly Progress Review Meeting Minutes - 1 July 1969.
61. Bi-Weekly Progress Review Meeting. Minutes - 14 July 1969.
62. Bi-Weekly Progress Review Meeting Minutes - 4 August 1969.
63. Bi-Weekly Progress Review Meeting Minutes - 19 August 1969.
64. Bi-Weekly Progress Review Meeting Minutes - 16 September 1969.
65. Bi-Weekly Progress Review Meeting Minutes - 6 October 1969.
66. Bi-Weekly Progress Review Meeting Minutes - 22 October 1969.
67. Bi-Weekly Progress Review Meeting Minutes - 5 November 1969.
68. Bi-Weekly Progress Review Meeting Minutes - 11 December 1969.
69. Document 1030-26, Specification for Research and Advanced Development Technical Reports prepared by JPL Contractors, dated 1 June 1969.
70. Specification for R\&D Technical Reports Document 1000-8 dated 1 January 1967.
71. ERC/JPL Agreement for Power Processing Support of the TOPS Project dated 17 April 1969.

## APPENDIX A. RELIABILITY APPORTIONMENT METHOD

The method used for apportioning the PCE reliability goal is based on the two major considerations of the relative importance of each assembly in performing the PCE function, and the relative potential operational reliability of each assembly. For the first of these it is desirable that the assemblies having a more important role in accomplishing the PCE function be allocated higher reliability goals. Similarly, for the second consideration, the assemblies capable of providing higher reliability due to inherent design characteristics and operational conditions should be assigned higher reliability goals.

A functional block diagram of the PCE is shown in Figure $A-1$. The factors selected to represent the apportionment as discussed above and the values assigned for each assembly are shown in Table A-1.


- TABLE A-1 TOPS-PCE APPORTIONMENT FACTORS

| ASSEMBLY | IMPORTANCE FACTORS |  | RELIABILITY FACTORS:* |  |
| :---: | :---: | :---: | :---: | :---: |
|  | INTERACTION FACTOR | NUMBER OF FUNCTIONS | RELATIVE COMPLEXITY | DUTY <br> CYCLE |
| POWER SOURCE AND LOGIC | 5 | 3 | . 50 | 1.00 |
| SHUNT REGULATOR | 2 | 1 | . 10 | 1.00 |
| MAIN INVERTER | 2 | 2 | . 20 | 1.00 |
| POWER DISTRIBUTION | 1 | 1 | 1.00 | . 01 |
| TWO-PHASE INVERTER | 2 | 1 | . 40 | . 20 |

The interaction factor is a measure of the degree to which each assembly affects the performance of other assemblies and is obtained from Figure A-1. The interaction factor for each assembly is the total number of assemblies directly dependent on it for operation, including itself, and is computed as the number of arrows leaving the assembly, plus one.

The number of functions performed by each assembly is as shown on Figure A-1.

The complexity factor is a gross estimate of the relative complexity of each assembly on a scale of 1.0 for the most complex.

The duty cycle factor is the estimated fraction of time that the assembly is expected to operate during the mission, using a scale of 1.0 for full time operation.

Two basic models were considered for computing the apportionment. In one model the apportionment factors are added for computing weighting factors, and in the other model they are multiplied. The latter approach tends to provide a greater dispersion in the apportioned values. The PCE apportionment was performed using both methods with the objective of selecting the more suitable one.

The general model used for computing the apportionment is as follows:

$$
R i=R s\left(\frac{1}{2 W_{i}}+\frac{X i}{2}\right)
$$

where:
Ri $=$ Reliability apportionment for the " fth" assembly
Rs $=$ TOPS-PCE System Reliability goal, 0.95 .
$W i=$ Importance weighting factors for assembly "i".
$X i=R e l i a b i l i t y$ weighting factors for assembly "i".

|  | ADDITIVE MODEL | MULTIPLICATIVE MODEL |
| :---: | :---: | :---: |
| Wi. $=$ | $\left(F_{1}+F_{2}\right)$ i $\sum_{i}\left[\frac{1}{\left(F_{1}+F_{2}\right)}\right]$ i | $\left(F_{1} \times F_{2}\right)$ i $\sum_{7}\left[\frac{1}{\left(F_{7} \times F_{2}\right)}\right]$ |
| $\mathrm{Xi}=$ | $\frac{\left(F_{4}+F_{5}\right) i}{\sum_{i}\left(F_{4}+F_{5}\right) i}$ | $\frac{\left(F_{4} \times F_{5}\right)}{\sum_{7}\left(F_{4} \times F_{5}\right) i}$ |

And:
$F_{1}=$ Value of the interaction factor
$F_{2}=$ Value of the number of functions factor
$F_{3}=$ Value of the complexity factor
$F_{4}=$ value of the duty cycle factor

For performing the computations, the importance factors were normalized to show the highest value as 1.0 and the remaining values were scaled proportionally. The reliability factors were already scaled in this manner. The overall effect of this scaling is to give equal weight to each of the factors when used in the additive model.

The apportionment results are shown in Table A-2 for the additive model and in Table A-3 for the multiplication model.

For analyzing the results of the two methods it is useful to compare the "probability of failure" values (l - Reliability), as follows:

| PROBABILITY OF FAILURE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ASSEMBLY | ADDITION | MULTIPLICATION <br> METHOD | DIFFERENCE | \% CHANGE |
| Power Source and Logic | . 0092 | . 0150 | +. 0058 | +63 |
| Shunt Regulator | . 0109 | . 0084 | -. 0025 | -23 |
| Main Inverter | . 0094 | . 0085 | -. 0009 | -10 |
| Power Distribution | . 0127 | . 0113 | -. 0014 | -11 |
| Two-Phase Inverter | . 0086 | . 0078 | -. 0008 | - 9 |

The major differences are a higher apportioned reliability for the Shunt Regulator, and a lower value for the Power Source and Logic, when the multiplication method is used. The maximum difference, however, (.0058) is less than $12 \%$ of the total allowable unreliability (.0058/.05 $=.116$ ) "and therefore there is little value in seeking justification for preferring one method to the other.

The results using the addition model will, therefore, be used since this method offers the additional flexibility of weighting the individual factors if this becomes desirable.

TABLE A-2 ADDITION MODEL RELIABILITY APPORTIONMENT

| ASSEMBLY | IMPORTANCE |  | FACTORS |  | RELIABILITY FACTORS |  |  |  | $\begin{gathered} \text { R } \\ \text { Apportioned } \\ \text { Reliability } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{F}_{1}$ Interaction Factor | Number of Functions | $F_{1}+F_{2}$ <br> Sum of Factors | W <br> Reiative Weight | $\underset{\text { Complexity }}{\mathrm{F}_{4}}$ Factor | $\mathrm{F}_{5}$ Duty Cycle | $\mathrm{F}_{4}+\mathrm{F}_{5}$ <br> Sum of <br> Factors | $x$ <br> Relative Weight |  |
| A. Power Source and Logic | 1.00 | 1.00 | 2.00 | . 12.122 | . 50 | 1:00 | 1.50 | . 277 | . 9908 |
| B. Shunt Regulator | . 40 | . 33 | . 73 | 4.425 | . 10 | 1.00 | 1.10 | . 203 | . 9897 |
| C. Main Inverter | . 40 | . 67 | 1.07 | 6.485 | . 20 | 1.00 | 1.20 | . 222 | . 9906 |
| D. Power Distribution | . 20 | . 33 | . 53 | 3.212 | 1.00 | . 01 | 1.01 | . 187 | . 9873 |
| E. Two-Phase Inverter | . 40 | . 33 | . 73 | 4.425 | :40 | . 20 | . 60 | . 111 | . 9914 |
|  |  | $\mathrm{Ri}=.95$ | $\left[\frac{1}{2 W_{i}}+\right.$ | $\left.\frac{x i}{2}\right]$ |  |  |  |  |  |
|  |  | $W_{i}=\left(F_{1}\right.$ | $\left.+F_{2}\right) i$ | $\sum_{i}\left[\frac{1}{\left(F_{7}+\right.}\right.$ | $\left.\overline{F_{2}}\right]$ |  |  |  |  |
|  |  | $X_{i}=\frac{\left(F_{4}\right.}{\sum_{i}(F}$ | $\frac{\left(F_{5}\right) i}{\left(4+F_{5}\right)}$ |  |  |  |  |  | $\square$ 0 0 1 0 0 0 0 |

TABLE A-3 MULTIPLICATION MODEL RELIABILITY APPORTIONMENT

| ASSEMBLY | IMPORTANCE |  | FACTORS |  | RELIABILITY |  | FACTORS |  | R <br> Apportioned Reliability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F1 Interaction Factor | F2 Number of Functions | $F_{7} \times F_{2}$ <br> Product of <br> Factors | W Relative Weight | ${ }_{\text {Complexity }}$ Factor | F5 Duty Cycle | $\mathrm{F}_{4} \times \mathrm{F}_{5}$ <br> Product of <br> Factors | $X$ ReTative Weight |  |
| A. Power Source and Logic | 1.00 | 1.00 | 1.00 | 35.0344 | . 50 | 1.00 | . 50 | . 5618 | . 9850 |
| B. Shunt Regulator | . 40 | . 33 | . 132 | 4.6245 | . 10 | 1.00 | . 10 | . 1124 | . 9976 |
| C. Main Inverter | . 40 | . 67 | . 268 | 9.3891 | . 20 | 1.00 | . 20 | . 2247 | . 9975 |
| D. Power Distribution | . 20 | . 33 | . 066 | 2.3122 | 1.00 | . 01 | . 01 | . 0112 | . 9887 |
| E. Two-Phase Inverter | . 40 | . 33 | . 132 | 4.6245 | . 40 | . 20 | . 08 | . 0899 | . 9922 |

$R i=.95\left[\frac{1}{2 W i}+\frac{X i}{2}\right]$
$W_{i}=\left(F_{1} \times F_{2}\right) i \quad \sum_{i}\left[\frac{1}{\left(F_{1} \times F_{2}\right)}\right] i$
$x_{i}=\left(F_{4} \times F_{5}\right) i$

$$
\sum_{i}\left(F_{4} \times F_{5}\right)
$$

## APPENDIX B PRELIMINARY RELIABILITY ASSESSMENT FOR NICKEL CADMIUM BATTERIES

Reliability data for aerospace battery systems for a time period of 12 years is not available, but a preliminary assessment has been made based on published cell failure rates for one to six years, and extrapolated to 12 years (see Figure $B-1$ ). The resulting reliability numbers may be optimistic, but provide a basis for further study and point out the advantages of reducing the number of series cells in a battery. The "high voltage divergence" failure mode shown on Figure B-1 was not considered in the analysis since it was assumed that the low rate battery charging used in this type of application would not lead to this problem. The other three failure modes shown on Figure B-1 were summed up to produce Figure B-2. In this analysis it is assumed that the failure of any one cell by any of the failure modes is a failure of the battery.

Figures B-3, B-4 and B-5 are the calculated results using only the failure rates from Figure B-2. For a 12 year requirement, it is of interest to see the great impact of the number of cells in series. The curves indicating 2, 4 and 8 batteries were calculated on the basis that one battery is required and all additional batteries are redundant. The 9 year and 6 year reliability calculations were made primarily to derive the curves in Figure $B-6$ to show the decreasing reliability with life requirement. The curves of Figure B-6 for two 4 -cell batteries and two $20-c e 11$ batteries are cross plots from Figures B-3, B-4 and B-5; and any other combination of series cells and redundant batteries can be plotted similarly. One of the questions raised by this analysis is, "What is an acceptable reliability for a 12 year mission?"


FIGURE B-1 -GELL FAILURES DUE TO SEPARATE CAUSES.

figure b-2: cumlíative cell failure ratés


FIGURE B-3. RELIABILITY FOR A TWELVE YEAR MISSIION.


FIGU'RE B-4. RELIABILITYY FOR A NINE YEAR MISSION


FIGURE B-5. RELIABILITY FOR A ȘIX YEAR MISSION


FIGURE B-6. RELIABILITY OF MULTIPLE CELL: SYSTEMS

## APPENDIX C COMPARISON OF BUS CONFIGURATIONS

With the use of three or more power sources, several electrical configurations are considered for supplying the load under all conditions. For describing those configurations, it is desirable to categorize all loads into three classifications; essential to spacecraft survival, critical to mission performance, and non-critical.

Figure $C-1$ shows a simple, isolated, multiple bus configuration with three separate power flow paths, completely redundant. This configuration assumes that the loads can be divided into three equal sets, and loss of any single set would not cause a complete loss of mission capability.

Figure C-2 shows a bus implementation in which all essential and all critical loads are supplied from a single bus powered from any one or combination of three RTG's. Failure in any non-critical load takes out, at most, one RTG and the non-critical bus involved. Failure of any RTG results in the loss of capacity of only that RTG. A failure on the critical bus effectively shorts all RTG's, however.

Figure C-3 shows how some of the non-critical loads on a bus with a faulted RTG can be powered from the non-critical bus. This presumes that command access will allow some of the non-critical loads on both buses to be turned off. A cross-over switch is provided so that some of the loads on both non-critical buses can be furnished from a single RTG in a powered-down mode.



FIGURE C-1 ISOLATED MULTIPLE BUS CONFIGURATION


Figure C-2 Simple Multiple Bus Configuration


Figure C-3 Simple Multiple Bus Configuration with Power Crossroyer

It may be noted that the individual bus shunt regulator can be placed on either side of the isolation diode. The downstream side placement provides the best voltage regulation, since the variation in forward voltage drop of the diode with load and temperature can be corrected by the shunt regulator on each bus. The disadvantage is that a shorted regulator can short out its bus, and that the power handing capacity of the critical bus regulator must include that power that could come from either of the other two buses in the event of regulator failure open, or mismatch in voltage setting.

The three regulators required for any split bus configuration must have a higher total power handling capacity, and thus will be larger and heavier than a single regulator. For total mission success, the multiple regulator configuration is less reliable than a single regulator. The basic quad redundant regulator was simplified to one transistor per block and one third of the basic resistors, for a modified reliability of 0.9836 . For three regulators in the multiple bus configuration, the relative reliability is 0.9684 .

One additional disadvantage of the arrangement is that the loads do not split up conveniently into three equal groups. In fact, the required power level for any grouping varies from mode to mode. Any such load division reduces operational flexibility and growth capability, and increases the margin required for the flight power source.

Figure $C-4$ is an elaboration of Figure $C-2$ to include a low voltage sensing circuit which can interrupt selected non-critical loads if voltage falls below specification on the essential bus. This establishes priority and automatic load scheduling for a minor decrease in available power or an increase in required load. The same considerations exist for shunt regulators, isolation


Figure C-4 Protected Multiple Bus Configuration
diodes, and RTG's. Figure C-5 shows how the same protection can be provided to the multiple bus with power cross-over. Diode logic can be used to establish power flow priority as shown in Figure C-6. Here, the essential bus can be powered from any RTG; the critical bus from its own RTG or from the non-critical bus; and the non-critical bus can be powered only from its own source. Figure C-7 provides low voltage sensing and provision to turn off non-critical loads in the event of an under voltage condition on the essential bus, (LVCO).

Figure C-8 depicts a simple single bus configuration with no protection or load priority. It can be noted that the essential power flow path is the same as for any of the previous configurations, but the loads in parallel at a lower priority can fault the total bus.

The low voltage cut off can be implemented on the single bus configuration as shown in Figure C-9. The power flow path for essential loads is the same, and protection against faulted RTG's or faulted non-critical loads has been provided. This arrangement is subject to failure if the regulator fails, but this is common to all configurations considered.

These studies indicate that no bus arrangement can protect essential loads from a shorted essential or critical load. Critical loads must be current limited to a level within the power source capability to assure continuous operation of the remaining loads. Less desirable protection can be provided by sensing load current, detecting an overcurrent condition, and switching off the faulted load.


Figure C-5 Protected Multiple Bus Configuration with Power Cross-over.


Figure C-6 Priority Multiple Bus Configuration


Figure C-7 Protected Priority Multiple Bus Configuration


Figure C-8 Simple Single Bus Configuration


Figure C-9 Protected Single Bus Configuration

The recommended power system is the single bus configuration of Figure $\mathrm{C}-10$. An automatic turn-off of non-critical loads on bus undervoltage is provided to protect essential loads in the event system power consumption exceeds RTG capability or an RTG fails.

With any busing configuration, current limiting or fault clearing by fuses, electronic circuit breaker or some other means must be used on non-critical and on critical loads. Here the single bus has an advantage in that the excess power capability of all three RTG's will be applied to any fault. Likewise, the maximum power is available if too many loads were inadvertently connected to the bus. If the loads were split, whichever RTG saw the excess load would see the excess load alone and could be loaded beyond its ability to supply significant power. The proposed single bus system has a low voltage cutoff of non-critical loads so that any load or distribution fault in those loads will not fail the spacecraft. This allows time to diagnose the problem and provide corrective action. Hence, the maximum power availability will be applied to just the required loads in the event of a malfunction.

In summary, the single bus configuration appears to have less circuitry, fewer interconnections, lower weight, and lower losses than any multiple bus configuration considered. The single bus is more flexible to load number and power changes. Based on these basic considerations, a single bus configuration is the recommended baseline.


Figure C-10 Recommended Single Bus Configuration

APPENDIX D RTG RELIABILITY WITH AND WITHOUT ISOLATION DIODES

## Introduction

An analysis was performed to evaluate the relative reliability of the TOPS RTG configuration with and without isolation didoes. The analysis includes configurations of three and four RTG's as shown in Figure D-1 and D-2.

The method used involves a quantitative comparison of reliability values with and without diodes. The reliability values used are based on an allocation of failure rates to the individual failure modes for the RTG's and diodes.

In order to determine the effect of a possible inaccuracy in the failure rates, the analysis includes the effect of both an increase and decrease in RTG and diode failure rates by a factor of 100.

The results of the analysis are plotted in Figures D-3 through D-9.
Each figure contains a set of curves showing the variation of the ratio of a reliability figure of merit ( Rj ), with and without diodes, as a function of RTG and diode failure rates.

The ratio, Rj , is formulated such that values greater than 1.0 indicate a greater probability of mission success without diodes, and values less 1.0 indicate a greater probability of success with diodes.


FIGURE D-1. THREE RTG/DIODE. CONFIGURATION


FIGURE D-2. FOUR RTG/DIODE CONFIGURATION

Figures D-4 and D-7 show the inability to meet a requirement for at least two RTG's to be up. The curves indicate that the configurations with diodes provide a higher probability of success unless the true diode failure rate is significantly higher than the nominal value.

The remaining curves are interpreted in a similar manner. In general, it is concluded that the use of isolation diodes provides higher reliability for those conditions where the loss of some (but not all) of the RTG's would still provide a significant mission value.

Conversely, if all RTG's are required to provide a significant mission return, then the diodes should be excluded.

The reliability comparison was made by evaluating the ratio

$$
\mathrm{Rj}=\frac{\mathrm{Pj} \text { with diodes }}{\mathrm{Pj} \text { without diodes }}
$$

Where $P_{j}$ is the probability of loss of at least $j$ RTG's.

For the configuration with three RTG's:
P1 = Probability of loss of at least one RTG (i.e., one, two, or all three are down)

Thus, Pl reflects the inability to meet a condition requiring all three RTG's; and RT values greater than 1.0 indicate that there is a greater probability of all three RTG's being up if the isolation diodes are eliminated.

Similarly, P2 is the probability of loss of two or more RT.G's, and reflects the inability to meet a condition requiring at least two RTG's; a value of $R 2$ greater than 1.0 indicates that there is a greater probability of at least two RTG's being up if the isolation diodes are eliminated.

For all cases considered, values of Rj greater than 1.0 indicate a higher probability of success without diodes, and value of Rj less than 1.0 indicate a higher probability of success with diodes.

Reliability Model For A Single RTG/Diode
Three modes are defined for a single RTG/diode combination as follows: $G=$ Good - capable of providing full rated power in the bus configurations shown in Figure D-1.
$D=$ Degraded - incapable of providing full rated power in the bus configurations shown in Figure D-1, but will not impair operation of the other RTG's or affect the bus voltage. $F=$ Failed - conditions affecting the bus voltage or other RTG's when operated in the configurations shown in Figure D-1.

The RTG modes and the symbol for the probability of each are as follows:
RTG good, $R_{1}=1-\left(O_{1}+S_{1}\right)$
RTG open, $0_{1}$
RTG internal short, $\mathrm{S}_{1}$
RTG short to cold frame, $S_{r}=1-R_{r}$
RTG cold frame short to ground, $S_{f}=1-R_{f}$

The diode modes and the symbol for the probability of each are as follows:
Diode good, $R_{2}=1-\left(O_{2}+S_{2}\right)$
Diode open, $0_{2}$
Diode internal short $S_{2}$
Diode short to ground $S_{d}=1-R_{d}$

For this analysis, it is assumed that the diode heat sink is on the anode side and that a short to ground can occur only from anode to ground as follows:


This method provides protection for the bus in the event of a single diode short to ground.

It is noted that for the above modes, the RTG short to cold frame, RTG cold frame short to ground, and the diode short to ground are considered to be independent failure modes; i.e., they are not influenced by internal short or open of the RTG or diode.

The probability of experiencing each of the possible modes of operation of the RTG/diode combination can be enumerated by expansion of the expression:

$$
\left(R_{1}+0_{1}+S_{1}\right) \times\left(R_{r}+S_{r}\right) \times\left(R_{f}+S_{f}\right) \times\left(R_{2}+0_{2}+S_{2}\right) \times\left(R_{d}+S_{d}\right)
$$

Most of the 72 states defined by the above expression result in the degraded mode (D) for the RTG/diode combination; the computations have, therefore, been simplified by enumerating the good (G) and failed (F) states and computing the probability of being in the degraded state $P$ (D) as:

$$
P(D)=1-P(G)-P \cdot(F)
$$

The probability expressions for each of the good states are as follows:

$$
\begin{aligned}
& R_{1} R_{2} R_{r} R_{d} R_{f} \text { - everything up } \\
& R_{1} R_{2} S_{r} R_{d} R_{f}-\text { RTG short to cold frame } \\
& R_{1} S_{2} R_{r} R_{d} R_{f} \text { - diode shorted internally }
\end{aligned}
$$

$$
\begin{aligned}
& R_{1} S_{2} S_{r} R_{d} R_{f}-\begin{array}{l}
\text { RTG short to cold frame and diode } \\
\text { shorted internally }
\end{array} \\
& R_{7} R_{2} R_{r} R_{d} R_{f}-\text { RTG cold frame short to ground } \\
& R_{7} S_{2} R_{r} R_{d} R_{f}-\begin{array}{l}
\text { RTG cold frame short to ground and } \\
\text { diode shorted internally }
\end{array}
\end{aligned}
$$

The probability expressions for each of the failed states are as follows:
$0.5 \times S_{1} S_{2} R_{r} R_{d} R_{f}^{*}$ - RTG shorted and diode shorted
$S_{1} S_{2} S_{r} R_{d} R_{f}-\begin{aligned} & \text { RTG shorted, diode shorted, and RTG } \\ & \text { shorted to cold frame }\end{aligned}$ shorted to cold frame
$R_{1} S_{2} R_{r} S_{d} R_{f}-\begin{aligned} & \text { Diode shorted internally and also shorted } \\ & \text { to ground }\end{aligned}$
$0_{1} S_{2} R_{r} S_{d} R_{f}-\begin{aligned} & \text { RTG open, diode shorted internally and } \\ & \text { also shorted to ground }\end{aligned}$
$S_{1} S_{2} R_{r} S_{d} R_{f}-\begin{aligned} & \text { RTG and diode shorted internally, and } \\ & \text { diode shorted to ground }\end{aligned}$
$R_{1} S_{2} S_{r} S_{d} R_{f}$ - Diode shorted internally and to ground and RTG shorted to cold frame.
$0_{7} S_{2} S_{r} S_{d} R_{f}-\begin{aligned} & \text { RTG open internally and shorted to cold } \\ & \text { frame and diode shorted internally and to }\end{aligned}$ ground
$S_{1} S_{2} S_{r} S_{d} R_{f}-\begin{aligned} & \text { RTG shorted internally and to cold frame, } \\ & \text { and diode shorted internally and to ground }\end{aligned}$ and
all of the above 8 modes with the addition of the RTG cold frame shorted to ground
and

$$
R_{1} S_{2} S_{r} R_{d} S_{f}-\begin{aligned}
& \text { Diode shorted internally and RTG short to } \\
& \text { cold frame and cold frame short to ground }
\end{aligned}
$$

* In the event of an internal RTG short, i.e., shorting of some of the couples, the bus voltage will be affected only if more than half of the couples are shorted since the open circuit voltage is approximately
twice the full load voltage. It is assumed that given an RTG internal short, more than half of the couples will be shorted $50 \%$ of the time, and therefore, the probability of failure due to RTG and diode short is multiplied by 0.5 . The remaining $50 \%$ of the time, only a single RTG will be lost and this is considered a degraded bus configuration.

Therefore, by collecting terms:

$$
\begin{aligned}
P(G) & =R_{1} R_{2} R_{d} R_{f}+R_{1} S_{2} R_{d} R_{f} \\
& +R_{1} R_{2} R_{r} R_{d} S_{f}+R_{1} S_{2} R_{r} R_{d} S_{f} \\
P(F) & =S_{1} S_{2} R_{d}+S_{2} S_{d}+R_{1} S_{2} S_{r} R_{d} S_{f} \\
P(D) & =1-P(G)-P(F)
\end{aligned}
$$

Reliability Models for the Three RTG/Diode Configuration (Figure D-2)

The required probability expressions for the three RTG/diode configuration are as follows:

$$
\begin{aligned}
& \text { Let } P_{j}=\text { probability of loss of at leást } j \text { RTG's } \\
& P_{1}=1-[P(D)]^{3} \\
& P_{2}=1-3[P(G)]^{2}[P(D)]-P_{1} \\
& P_{3}=1-3[P(G)][P(D)]^{2}-P_{2}
\end{aligned}
$$

## Reliability Models for the Four RTG/Diode Configuration (Figure D-2)

The required probability expressions for the 4 RTG/diode configuration are as follows:

$$
\begin{aligned}
& P_{1}=1-[P(G)]^{4} \\
& P_{2}=1-4[P(G)]^{3}[P(D)]^{-}-P_{1} \\
& P_{3}=1-6[P(G)]^{2}[P(D)]^{2}-P_{2} \\
& P_{4}=1-4[P(G)][P(D)]^{3}-P_{3}
\end{aligned}
$$

## Reliability Models for the Configurations Without Diodes

The computations for the three and four RTG configurations without diodes employ the same models as the "with" diode configurations by considering the diodes permanently shorted. This is accomplished by setting:

$$
\begin{aligned}
& R_{2}=0 \\
& 0_{2}=0 \\
& S_{2}=1.0 \\
& S_{d}=0 \\
& R_{d}=1.0
\end{aligned}
$$

The JPL supplied diode failure rate ( $\lambda \mathrm{d}$ ) of 0.05 failures per $10^{6}$ hours was used as a baseline.

It was assumed that the ratio of shorts to opens is $9: 1$ and that the probability of a diode short to ground is $0.01 \times$ probability of diode failure. The mission time is assumed to be 4193 days.

Therefore:

$$
\begin{aligned}
& R_{2}=\exp \left(-.05 \times 10^{-6} \times 24 \times 4193\right) \\
& 0_{2}=0.1\left(1-R_{2}\right) \\
& S_{2}=0.9\left(1-R_{2}\right) \\
& R_{d}=\exp \left(-.0005 \times 10^{-6} \times 24 \times 4193\right) \\
& S_{d}=1-R_{d}
\end{aligned}
$$

RTG's
The basic RTG failure rate is assumed to be 0.1365 failures per $10^{6}$ hours for opens and shorts as described in Section 7 of the Quarterly Report dated October 15, 1969.

The failure rate for shorts to the cold frame is $1 / 20$ of the basic failure rate, and the probability of a cold frame short to ground is assumed to be $0.01 \times$ probability of RTG failure. The mission time is 4193 days.

Therefore:

$$
\begin{aligned}
& R_{1}=\exp \left(-.1365 \times 10^{-6} \times 24 \times 4193\right) \\
& 0_{1}=.95\left(1-R_{1}\right) \\
& S_{1}=.05\left(1-R_{1}\right) \\
& R_{r}=\exp (-0.5 \times .1365 \times 24 \times 4193) \\
& S_{r}=\left(1-R_{r}\right) \\
& S_{f}=.01\left(1-R_{1}\right) \\
& R_{f}=1-S_{f}
\end{aligned}
$$

## Sensitivity Study Values

In order to evaluate the effect of a possible inaccuracy in failure rates, the desired parameters were obtained over the following range_of failure rate values shown in Table $D-1$.

The models discussed were evaluated for the parameter values identified using the GE deskside computer system.

The resulting values of Rj are plotted as a function of diode and RTG failure rates in Figures D-3, D-4, and D-5 for the three RTG configuration; and in Figures D-6, D-7, D-8, and D-9 for the four RTG configuration.

## Figure D-3

$P_{1}$ is the probability of loss of one or more RTG's, and therefore, indicates the inability to meet the condition where all three RTG $^{1}$ s are required. In

TABLE D-1
VALUES FOR RELIABILITY SENSITIVITY STUDIES

| $\frac{1}{1}$ | DIODE FAILURE RATE | $\begin{aligned} & \overrightarrow{\text { RTG }} \\ & \text { FAIURE } \\ & \text { RATE } \end{aligned}$ | 0.07 X | $0.1 \times$ | NOMINAL | 10X | 100X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0.01X | RTG DIODE | $\begin{aligned} & .001365 \\ & .0005 \end{aligned}$ | $\begin{aligned} & .01365 \\ & .0005 \end{aligned}$ | $\begin{aligned} & .1365 \\ & .0005 \end{aligned}$ | $\begin{gathered} 1.365 \\ .0005 \end{gathered}$ | $\begin{aligned} & 13.65 \\ & .0005 \end{aligned}$ |
|  | $0.1 \times$ | RTG DIODE | $\begin{aligned} & .001365 \\ & .005 \end{aligned}$ | $\begin{aligned} & .01365 \\ & .005 \end{aligned}$ | $\begin{aligned} & .1365 \\ & .005 \end{aligned}$ | $\begin{array}{r} 1.365 \\ .005 \end{array}$ | $\begin{gathered} 13.65 \\ .005 \end{gathered}$ |
|  | NOMINAL | RTG DIODE | $\begin{aligned} & .001365 \\ & .05 \end{aligned}$ | $\begin{aligned} & .01365 \\ & .05 \end{aligned}$ | $\begin{aligned} & .1365 \\ & .05 \end{aligned}$ | $\begin{gathered} 1.365 \\ .05 \end{gathered}$ | $\begin{array}{r} 13.65 \\ .05 \end{array}$ |
|  | 10X | $\begin{aligned} & \text { RTG } \\ & \text { DIODE } \end{aligned}$ | $.001365$ | $\begin{aligned} & .01365 \\ & .5 \end{aligned}$ | $\begin{aligned} & .1365 \\ & .5 \end{aligned}$ | $\begin{gathered} 1.365 \\ .5 \end{gathered}$ | $\begin{gathered} 13.65 \\ .5 \end{gathered}$ |
|  | 100X | RTG DIODE | $\begin{aligned} & .007365 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & .01365 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & .1365 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 1.365 \\ & 5.0 \end{aligned}$ | $\begin{gathered} 13.65 \\ 5.0 \end{gathered}$ |

Figure D-3 all values of $R_{1}$ are greater than 1.0 , and therefore, if all three RTG's are required for satisfactory performance, elimination of the diodes would provide the more reliable configuration.

This result is anticipated. The diodes are used to prevent the loss of the bus in the event of an RTG short. However, if a single RTG loss cannot be tolerated, then the diodes just contribute an additional probability of failure.

Figure D-4
$P_{2}$ reflects the inability to meet a condition requiring two RTG's. results indicate that the use of diodes results in a more reliable configuration unless the true diode failure rate is at least 3 times the nominal rate used.

The remaining figures can be evaluated in an analogous manner.

In general it is concluded that the configurations without diodes are preferable if the power distribution and load arrangement is such that all three RTG's are required to achieve a reasonable mission value. However, if a significant mission value can be realized even though one or more (but not all) RTG's cannot supply power, then the configurations with diodes provide a greater probability of success. An exception to the last statement is the condition where the true diode failure rate is several times the nominal failure rate.
RATIO OF FAILURE PROBABILITY, WITH/WITHOUT DIODES


FIGURE D-3 PROBABILITY OF LOSS OF ONE OUT OF THREE RTG's


FIGURE D-4. PROBABILITY OF LOSS OF TWO OUT OF THREE RTG's


FIGURE D-5 PROBABILITY OF LOSS OF ALL THREE RTG's
RATIO OF FAILURE PROBABILITY, WITH/WITHOUT DIODES


FIGURE D- 6 PROBABILITY OF LOSS OF ONE OUT OF FOUR RTG's


FIGURE D-7 PROBABILITY OF LOSS OF TWO OUT OF FOUR RTG's


FIGURE D-8 PROBABILITY OF LOSS OF THREE OUT OF FOUR RTGs


FIGURE D-9 PROBABILITY OF LOSS OF ALL FOUR RTG's

## APPENDIX E EVALUATION OF ALTERNATIVE METHODS OF RTG VOLTAGE REGULATION

Four alternative methods of regulating or operating the RTG were examined. From the standpoint of efficiency, RTG transient response capability, and freedom from thermal cycling the RTG, the linear shunt regulator appears to be the better choice.

A11 RTG characteristics were based on data presented in Raag's memorandum. While the characteristics of the RTG design finally selected will differ from the data given, Raag's data should be sufficiently representative to allow meaningful comparisons to be made between the various regulation alternatives.

## Maximum Power Point Tracking

The power output of an RTG is greater when it is new than when it is several years old. This increased power is available at a combination of voltage and current which changes as the RTG ages. A means of utilizing the extra power available when the RTG is new might be to use a voltage regulator which tracks the maximum power point of the RTG. An analysis was made to determine whether, in fact, any additional power could be obtained from the new RTG by allowing the RTG voltage to vary. A plot of the RTG power output versus voltage is shown in Figure E-1 for an RTG when new and when 12 years old. The curves indicate that, if a fixed RTG voltage is selected which is optimized for end-of-7ife, the loss in initial power capability will be less than $1 \%$.


FAGURE E-1 RTG POWER-VOLTAGE CHARACTERISTIC

Thus, maximum power point tracking is not a favorable regulation approach, particularly when taking into account the additional complexity required, and the mandatory 6 to $8 \%$ in-line losses incurred to restore voltage regulation to the bus.

It is interesting to note that the initial maximum power point voltage is lower than the power point voltage at end-of-life.

## Peltier Cooling

It has been suggested that the life of an RTG might be extended, or the rate of degradation of the thermoelectric elements reduced, by operating the RTG with a lower hot junction temperature. For a fixed RTG design, the hot junction temperature can be lowered under part-load conditions by withdrawing the power at lower voltages. The resultant higher currents will increase the Peltier cooling by the thermoelectric elements and lower the hot junction temperature. This method of operation requires an in-line boost regulator to produce a regulated bus.

The steady-state voltage-current (V-I) characteristics of the RTG are shown in Figure E-2, with transient V-I lines for several hot junction temperatures. As the operating point moves to lower voltages, the hot-junction temperature falls. The relationship between power and hot junction temperature is shown more clearily in Figure E-3.

Operation of the RTG in this manner is not without disadvantages.. As the electrical load changes, the temperature of the RTG will change, and the resultant thermal cycling may accelerate the degradation of the RTG.

Furthermore, the reduced hot junction temperature at low load will cause a


1J86-TOPS-513


FIGURE E-3 VOLTAGE AND TEMPERATURE EFFECTS
significant reduction in the transient power capability when full load is required. When the RTG has cooled to its new lower hot junction temperature, increases in power demand will cause the operating point to rise along the transient $V$-I line corresponding to that temperature, which is lower than the steady-state $V-I$ curve. This reduction in transient power capability is shown in Figure E-4. For example, assume that a 100 -watt RTG is operated at 50 watts. When full load is called for, only 82 watts will be immediately available, until the RTG heats up to its normal operating temperature again. This effect alone is sufficient reason to discontinue further consideration of this method of operation. The power loss of 6 to $10 \%$ and the complexity of the inline boost regulator are additional negative factors to consider.

## Switching Shunt Regulation

The effect of a switching shunt regulator on RTG operation was studied. The switching shunt (Figure E-5) shorts the output of the RTG on a duty-cycled basis. Power is drawn from the RTG at a voltage higher than the regulated bus voltage, and the filter averages out the voltage. The operating points of the RTG alternate between Point $A$ and Point $S$. By switching to the short circuit current point ( $S$ ), a high current is maintained on the RTG even at no useful load, and this limits the excursion of the hot junction temperature.

An approximate analysis, the elements of which are shown in Figure E-5, indicates that, regardless of the load, the time-averaged current output of the RTG is constant, just as for the linear shunt. Thus, the Peltier component of cooling should remain constant.


FIGURE E-4 REDUCED TRANSIENT POWER CAPABILITY


RTG
CHARACTERISTIC


CURRENT




FIGURE E-5 RTG-LOAD RELATIONSHIPS

In the above analysis it was assumed for the sake of simplicity that the hot junction temperature remained constant. However, at part load the hot junction temperature will increase to some extent. Some linear approximations were made to determine this temperature variation. The two equilibrium hot junction temperatures were found which corresponded to the current of each of the two operating points (Point $A$ and Point S), and these were averaged, weighted by the duty cycle. The results are presented in Figure E-6, indicating a rise of about $60^{\circ} \mathrm{C}$ in the hot junction temperature at no load. The temperature increase is expected to be slightly less when predicted by a more precise analysis taking nonlinear effects into account.

The major advantage of the switching shunt is that the heat load in the shunt regulator is relatively constant, independent of the varying spacecraft load. Whether or not this is an advantage to TOPS has not been demonstrated, as the dissipation in the linear shunt may be used constructively to stabilize the spacecraft thermal balance.

There are disadvantages to the switching shunt. The in-line filter introduces about 2 to $3 \%$ loss, and there are switching and drive Tosses in the switching circuit. A major problem is introduced in the area of EMI since double the RTG rated current must be switched by the switching shunt. In TOPS, this switched current is carried from the RTG's by long lines, which effectively act as large radiating antennas.

In addition, the switching shunt violates the allowable ripple current specified for the RTG, although the effect of the ripple and the need for an RTG ripple current specification has not been definitively established.


FIGURE E-6 RTG TEMPERATURE WITH SWITCHING

Because of the EMI problem, and because the losses at full load are higher for the switching shunt than for the linear dissipative shunt, it is recommended that the switching shunt regulator not be considered further.

## Partial Shunt Regulator

The functional arrangement of the RTG and partial shunt regulator is shown in Figure E-7. It is obvious from this sketch that alterations to the internal design of the RTG must be made to accommodate the partial shunt. The string of thermoelectric elements must be tapped at an intermediate point and extra leads brought out. Good thermal coupling should be provided between the hot junctions of the two RTG sections.

The thermal dissipation in the dissipative shunt element is shown as a function of load current in Figure E-8. Constant hot junction temperature was assumed. The maximum shunt dissipation is 33 watts, compared to 90 watts for a full shunt, so there is a reduction in the on-board power dissipation.

The shunt tap was arbitrarily set at the center of the string of elements. By adjusting the shunt tap lower in the string, the dissipation will be reduced further. The optimum tap location is a function of the minimum load and the maximum voltage characteristics of the unshunted portion of the RTG.

Problems result if good coupling is not provided between the two sections of the RTG, as shown in Figure E-9. With perfect thermal coupling between the shunted and unshunted sections the hot junction temperature will rise about $45^{\circ} \mathrm{C}$ from full load to no load. If there is no coupling, the hot junction temperature will rise about $180^{\circ} \mathrm{C}$ in the unshunted section at no load. It is


FIGURE E-7 PARTIAL SHUNT REGULATOR


FIGURE E-8 PARTIAL SHUNT REGULATOR DISSIPATION


FIGURE E-9 PARTIAL SHUNT JUNCTION TEMPERATURES
believed this will increase the rate of thermoelectric element degradation, as well as induce stresses due to differential thermal expansion. In addition, elements with the RTG will undergo thermal cycling as the load varies, the one section of the RTG expanding while the other section contracts.

During the Task C RTG studies for the Voyager program a partial shunt regulator was recommended to reduce the thermal dissipation in the shunt elements. The partial shunt concept could satisfactorily be applied since the proposed RTG design used a hot frame which provided good heat transfer between the hot junctions of shunted and unshunted sections. However, the concept presently evolving in the Multi-Hundred Watt RTG study does not utilize a hot frame, and the radiative view factors between the various modules of the RTG will be severly limited by the internal geometry of the generator. It therefore appears that, for the RTG design planned to be available for TOPS, there will be relatively poor thermal coupling between the various sections of the RTG. As a consequence of this, if a partial shunt regulator were to be used, the unshunted section of the RTG would rise to high temperatures during periods of low load. Since this would most likely have an adverse affect on the RTG degradation rate, it is not recommended that a partial shunt regulator be selected for use on TOPS.

## APPENDIX F. THERMAL CHARACTERISTICS OF SHUNT REGULATOR ELEMENTS

## Introduction

A preliminary evaluation has been made indicating the physical requirements of fins necessary to radiate expected heat loads from transistors at peak power.

\[

\]

Transistors were assessed to have a beryllium oxide washer (1/16" thick) between the case and the mounting plate. The contact conductance at each interface, case to washer and washer to plate, was taken as 2.85 watt $/ \mathrm{cm}^{2}{ }^{\circ} \mathrm{C}$. Thus, the entire resistance from junction to base was $1.17^{\circ} \mathrm{C} /$ watt, where base consists of the plate area directly below the transistor.

Radiation losses from fins or plates were assumed to develop from one side only, that facing space ( $T=0^{\circ} \mathrm{K}$ ). A louver system, which controls the effective emittance of the plate outer surface as a function of its temperature, was assumed to be required for the system. The effective emittance used for radiation was taken as 0.67 , which corresponds to the emissive capability of fully open louver blades.

Three transistors are assumed situated on a $14 \times 16 \times 1 / 16$ inch available radiator plate; the transistors are positioned in such a manner as to obtain the maximum radiating efficiency, i.e., each is situated away from the plate edges and not too near each other.

## Results

First, required transistor base temperatures were obtained as a function of transistor heat load and maximum allowable junction temperature. Results are presented on Figure F-1. Secondly, the allowable transistor power which can be radiated from $1 / 3$ the plate area was determined for a given range of transistor base temperatures (See Figure F-2). The fin or plate effectiveness was calculated for each base temperature (equivalent to fin root temperature) together with other fin parameters. . The capability of an isothermal plate has also been shown in Figure F-2 for comparison purposes.

Both Figures F-1 and F-2 are used together to determine the allowable heat load per transistor for a given maximum junction temperature. A given heat load is assumed in Figure $\mathrm{F}-1$, and the corresponding required transistor base temperature (at some maximum junction temperature) is obtained on the ordinate. Enter Figure F-2 with this temperature, and read the corresponding allowable transistor heat load or power. Then iterate with the figures until the transistor base temperature and the heat load agree on both figures.

Results show that a power of 29.2 watts/transistor cannot be rejected if the maximum allowable transistor junction is $100^{\circ} \mathrm{C}$, even in the isothermal plate condition.


FIIGURE F-1 TRANSISTOR JUNCTION TEMPERATURE .


The effectiveness of a radiating plate with a circular heat source, i.e., transistor, will be less than one. The effectiveness is the ratio of $Q / Q_{\max }$, where $Q$ is the actual heat loss from a real fin and $Q_{\max }$ the heat loss from an isothermal fin (the temperature at the transistor base exists throughout the entire fin).

Figure F-3 has been drawn to show that a minimum weight can be found for a fin capable of radiating the 29.2 watts dissipated by the transistor. Fin areas and thicknesses are shown as a function of fin weight.


FIGURE F-3 RADIATION FIN REQUIREMENTS

## APPENDIX G POWER SWITCH CONFIGURATIONS

## Introduction

The primary function of the Power Control Switch is to turn on and to turn off spacecraft loads when an electrical signal is received from the flight command subsystem. Additional desirable attributes are to protect the spacecraft electrical power bus from load faults, to trip automatically on overload, to recycle automatically after trip, to be reset by command, and to control the rate of change of current to the load both at turn-on and at turn-off.

The purpose of the current limit is to isolate a faulted load irvin wie vus an reduce the electrical power margin required within the power subsystem, and also serve as a limit on current surges at turn-on associated with charging filters. The overload trip should operate on an integrated ampere-squaredsecond time delay to protect semiconductors and to avoid nuisance trips. This controls the energy drawn from the spacecraft bus in the event of a sustained overload. A monostable timing circuit can be used to create a preset fixed time delay after which the load can be reapplied. If the fault persists, the overload trip will operate and reset the monostable. The tripped circuit can be reset earlier, or the timing circuit can be shut down prematurely by command. Control of current rise and fall times is desirable to reduce voltage transients on the wire feeding the load, and to prevent dynamic loss of regulation at the main bus regulator due to rapid load changes.

The following discussion provides some pertinent features of three switch circuits presently under consideration, and identifies some objectives of the immediate future, and indicates how many of the desirable.features can be achieved.

## Quad Solid State Switch

This circuit employs a quad transistor switch arrangement to provide redundantly both the make and break functions. The on/off control of the power switches is also quad redundant so that no single failure in the switch portion of the switch (right half of the schematic of Figure G-1) will prevent turning the load on or off.
"The command portion of the circuit shown (left half of the schematic) is a toggie command receiver having a primary and a backup input. Both command inputs require a 25 to 125 millisecond command pulse duration. The primary input would be current drive to the light emitting diode of the T1XL103. The backup command is accomplished by grounding the open end of the 7.5 kilohm resistor just below the TIXL103 for the duration of the command. The backup interface is compatible with the "universal isolated switch" schematic provided by JPL.

The voltage drops at different temperatures and currents. for this switch.. are şhown in Figure G-2, "Steady State Voltage Drop versus Temperature" and Figure G-3, "Quad Transistor Switch Voltage Drop versus Temperature." Also presented are the worst voltage drops for a single pair (i.e., Q4, Q5; and Q10, Q11: or Q6, Q7; and Q12, Q13) of the transistors carrying the load, simulating the loss of half the switch due to a failure. The



FIGURE G-2 SOLID STATE VOLTAGE DROP


FIGURE G-3. QUAD TRANSISTOR SWITCH VOLTAGE DROP


FIGURE G-4. QUAD TRANSISTOR SWITCH EFFICIENCY
"initial" curve shown in Figure G-3 is the drop when the circuit is first turned on at the indicated temperature, and the "steady state" curve is after at least five minutes of operation. The voltage drop and drive loss were used to compute power loss and the corresponding efficiencies plotted on Figure G-4, "Quad Transistor Switch Efficiency". The switch as shown would not be used for loads less than one half ampere, since the gain for an output from one hundred to five hundred milliamperes would be too low. However, the drive and output transistors could be tailored to any particular load from seven hundred milliamperes to two amperes. For a flight switch a stud mounted transistor would probably be used where the 2 N 4863 is shown for any load greater than seven hundred milliamperes.

This circuit also provides controlled current rise and fall times, and photographs are shown on Figures G-5 and G-6; and a graph of di/dt is displayed on Figure G-7. The standby power (load off) of this circuit is negligible.

## Redundant Toggle Switch

The circuit shown on Figure G-8 is a quad redundant switch. Both the prime and backup commands toggle the circuit. The expected command is a 25 to 125 millisecond pulse. Every time either the prime or backup command is received, the circuit changes state. If a prime and a backup command are received simultaneously, the output remains the same but will see a transient as both relays change state.

The command inputs are DTL, TTL levels, where the high input ( +4.5 VDC ) represents no command. This polarity was assumed so that the effect of harness


FIGURE G-5 LOW CURRENT TRANSIENT RESPONSE


RAMP ON, O.2 MILLISECONDS/CM


RAMP OFF, 1.0 MILLISECONDS/CM


RAMP OFF, 1.0 MILLISECONDS/CM



FIGURE G-7 CONTROLLED RATE OF CURRENT CHANGE

failures (assumed predominately open) or a power failure in the command subsystem on the command line would be interpreted as no command rather than a continuous command. A continuous command to this circuit will result in oscillation.

This circuit draws twenty to forty milliamperes from a five volt bus steady state and about 1.3 milliamperes from the thirty volt line for a standby power consumption of 120 to 240 milliwatts. This could be reduced by the addition of switching to turn on the circuits only when needed, but this is additional complexity. Another disadvantage of this circuit is the need for the five volt bus.

## Switch Comparison

Table G-1 is a matrix comparison of capabilities and characteristics of the solid state, redundant toggle, and toggle/backup switches.

## Quad Relay Switch

The circuit of Figure G-9 provides quad redundant contacts for load power, a primary toggle command receiver, and direct control of the second relay. The command requirement is a negative pulse for 25 to 125 milj iseconds at greater than -3.0 volts. The no command DC level is preferred to be +5 volts but this cirucit has capacitively coupled inputs so the DC level could be floating at any level. The significant problem with a DC level much greater or less than +5 volts is the effect of input capacitor leakage current upsetting the FET bias point. An analysis will be done to determine what levels of leakage current can be tolerated. Commands on the toggle input (input \#1)

TABLE G-1
COMPARISON OF SWITCH CIRCUITS


Notes: 1) The solid state switch has a different level of redundancy. This comment also applies to all features of table except efficiency.
2) Four gate flat pack counted as 1 part and 1 active device since it is a single mechanical package and has a single overall failure rate.

must be more than 100 seconds apart, and commands on the backup (inputs \#2 and \#3) must be more than 20 seconds apart. Modifications are contemplated which will reduce the time granularity restriction between toggle commands.

This circuit has good sensitivity. The breadboard operates with a command of only -2.5 volts, but showed no voltage change on the relay coil with a -10 volt input for 5 milliseconds. The standby power for this circuit is less than 70 micro watts in any state. Since the commands are capacitive coupled, a command failure will be ignored after an initial response when the failure occurred.

This circuit is relatively simple, virtually loss free, fully redundant, immune to command source failures, compatible with TTL/DTL commands, and has high noise immunity. For a relay type of switch, this circuit seems to provide the maximum of every design parameter.

The toggle/backup quad relay switch was modified to a true toggle/on-off switch as shown in Figure G-10. In the toggle/backup configuration, the state of the first relay is not known and may require two commands for proper implementation. The modified (toggle/on-off) switch need not know the relay state and can turn on or off with a single command.

This circuit requires more than seventy seconds of elapsed time between commands to ensure operation, the same as the previous toggle/backup switch.

A positive but over-ridable turn-off circuit was added to the toggle/on-off quad relay switch previously described. The turn-off occurs when "toggling" or turning "on" into an overcurrent, or an overcurrent occurs. The turn-off is accomplished by changing the second or backup relay.


A resitive element is placedin the 30 VDC line to the load, and an operational amplifier is used to sense the voltage across the resistor. The trip point is determined by the select-by-test resistor. Several millivolts difference could be required at the input to the operational amplifier to trigger a turn-off, which would require up to 3 millivolts across the sense resistor. A design using such a low sense voltage would probably suffer larger drifts in trip point than a design using a hundred millivolts across the resistor. This design has a nominal value of 50 millivolts across the sense resistor.

The operational amplifier output drives two transitors, one of which will cause a driving pulse (since capacitive coupling is used to the relay driver) on one of the coils of the second relay. A 1 to 100 kilohm divider output on these transistors prevents activation of the last energized coil when bus voltage is present at the one kilohm resistor.

Trip point variation with voltage and temperature is shown on Figures G-11 and G-12. The circuit was functionally tested from -20 to $+80^{\circ} \mathrm{C}$ ambient. Trip times were 1.2 to 1.8 milliseconds for a 5 - $10 \%$ overload pulse, 2 - 3 milliseconds turning on into a 5 - $10 \%$ overload, 0.44 to 0.6 milliseconds for a 40-100\% overload.

The turnoff can be overridden by a 100 millisecond "on" command to the second relay or probably by two 50 millisecond commands with several milliseconds between pulses. The override is accomplished simply by supplying an "on" command for Tonger than the turnoff circuit's coupling capacitor time constant.

## Summary

The power control circuit characteristics are presented on Table G-1. The schematics presented are of the breadboard or what will be implemented for the the breadboard. The circuits were constructed with parts chosen for availability or their particular applicability in proving the design concept. After further experimentation and refinement to choose one or two preferred circuits, the parts will be selected from the JPL preferred list where possible or a list of parts needed but not on the preferred list provided to JPL.


FIGURE G-11. EFFECT OF VOLTAGE ON TRIP POINT


FIGURE G-12. EFFECT OF TEMPERATURE ON TRIP POINT

## APPENDIX H SHUNT REGULATOR TEST RESULTS

## Introduction

The TOPS "Shunt Regulator" maintains the RTG at a constant voltage, drawing essentially constant current even though the bus load changes, and therefore ,causes the RTG to operate near its maximum power point. It maintains a DC output voltage constant against input, ambient and load changes; essentially ripple-free; providing a low dynamic impedance to transients or pulsing load currents. The shunt reguiator reauires constant voltage and then dissipates the current difference between the power source current capability at that voltage and the load requirement. The maximum shunt regulator power required from the RTG is maximum input voltage and maximum load current simultaneously, regardless of the actual load current.

The TOPS "Shunt Regulator" was designed to dissipate a maximum of 270 watts (that is 30 volts bus voltage times 9 amperes shunt current). The TOPS RTG characteristic to which this shunt regulator was designed is shown below.


RTG - CURRENT - AMPERES
A minimum vehicle load of 90 watts was assumed (that is a 3 ampere load current), therefore the shunt regulator has to shunt the difference between the RTG
current at 30 volts (12 amperes) and the minimum fixed load current (3 amperes). This results in a required capacity of 270 watts.

A laboratory test was conducted on the shunt regulator of Figure $\mathrm{H}-1$ to test its regulation capability against a 270 watt load variation and at the specified flight temperatures of $0^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$ and $40^{\circ} \mathrm{C}$ ambient. Also a test was conducted at type approval temperatures of $-20^{\circ} \mathrm{C}$ and $80^{\circ} \mathrm{C}$ ambient. The regulation test data is presented graphically on Figure $\mathrm{H}-2$ and in tabular form on Table $\mathrm{H}-1$. A worst case bus voltage change of 182 millivolts was observed under the extreme type approval temperature conditions. This is within the specified regulation of 30 volts $\pm 1 \%$.

The output impedance as a function of frequency and shunt regulator current variation of 3,6 and 9 amperes was tested, using a $210 \mu \mathrm{f}$ capacitor on the bus and also a $1000 \mu \mathrm{f}$ capacitor for filtering. The laboratory test setup is shown in Figure $\mathrm{H}-3$ and test data are presented on Table $\mathrm{H}-2$ and $\mathrm{H}-3$, and curves are shown in Figures $\mathrm{H}-4$ through $\mathrm{H}-9$. The maximum impedance is 200 milliohms with a $210 \mu \mathrm{f}$ capacitor, 70 milliohm with a $1000 \mu \mathrm{f}$ capacitor, and peaks at about 6 to 9 KHz depending on the load current.

A transient response test was conducted at various di/dt by utilizing a ramper for the load. The test setup is shown on Figure $\mathrm{H}-10$, test data are included on Tables $\mathrm{H}-4$ and $\mathrm{H}-5$, and response curves are shown in Figures $\mathrm{H}-11$ through H-14. A typical bus voltage overshoot and undershoot for both capacitors are shown in Figure H-15. Another test was then conducted by keeping a constant



FIGURE' $+2 z^{\prime}$. ' LOȦD 'ANEX - TEMPERATURE REGULATION

TABLE H-1
TOPS SHUNT REGULATOR PERFORMANCE



1386-TOPS-513

FIGuRE H-3 OUTPUT Impedance test schematic

TABLE H-2

|  | Fshys |  | OUTPUT Ca | MPEDANCE <br> itance | IITH LOW 210 mi | PACITAN <br> farads |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - ${ }^{\text {c }}$ |  | 3 |  |  | 6 |  |  | 9 |  |
|  | Frea. -- Hz | $e_{0}-m v$. | $\mathrm{e}_{\mathrm{s}}$-mv. | $\mathrm{Z}_{0}{ }^{-}$ | $e_{0}-\mathrm{mv}$. | $e_{s}-m v$. | $\mathrm{Z}_{0}{ }^{-}$ | $\mathrm{e}_{0}-\mathrm{mv}$. | $e_{s}-m v$. | $\mathrm{Z}_{0}{ }^{-}$ |
|  | 40 | 2.4 | 13.0 | . 0009 | 1.8 | 1.9 | . 00102 | 1.2 | 5.2 | . 0011 |
|  | 100 | 5.0 | 14.0 | . 0018 | 3.6 | 9.5 | . 00189 | 2.0 | 5.2 | . 0019 |
|  | 500 | 25.0 | 14.0 | . 0089 | 17.0 | 9.5 | . 00895 | 10.0 | 5.2 | . 0095 |
|  | 1000 | 44.0 | 13.0 | . 0169 | 34.0 | 9.5 | . 01790 | 20.0 | 5.4 | . 0180 |
|  | 2000 | 95.0 | 13.0 | . 0360 | 72.0 | 9.5 | . 03790 | 44.0 | 5.4 | . 0400 |
|  | 5000 | 320.0 | 12.5 | . 1280 | 240.0 | 9.5 | . 12600 | 155.0 | 5.5 | . 1410 |
| $\stackrel{\text { I }}{\stackrel{\text { b }}{4}}$ | 6500 | 430.0 | 12.5 | . 1720 |  |  |  |  |  |  |
|  | 7500 |  |  |  | 340.0 | 9.5 | . 17900 | 220.0 | 5.4 | . 2035 |
|  | 10,000 | 340.0 | 12.5 | : 1360 | 280:0 | 9.0 | . 15500 | 190.0 | 5.2 | . 1825 |
|  | 20,000 | 160.0 | 8.5 | . 0940 | 140.0 | 8.5 | . 08240 | 90.0 | 4.8 | . 0930 |
|  | 30,000 | 50.0 | 9.5 | . 0210 | 44.0 | 9.5 | . 02390 | 42.0 | 7.8 | . 0270 |

TABLE H-3
OUTPUT IMPEDANCE WITH HIGH CAPACITANCE

Capacitance $=1000$ microfarads

H-8



FIGURE H-4 DYNAMIC IMPEDANCE AT THREE AMPERES, $210 \mu \mathrm{~F}$

0.01
0.1
1
10
100
FREQUENCY, KILOHERTZ

FIGURE H-5 DYNAMIC IMPEDANCE AT SIX AMPERES, $210 \mu \mathrm{~F}$


FIGURE H-6 DYNAMIC IMPEDANCE AT NINE AMPERES, $210 \mu \mathrm{~F}$

FIGURE H-7 dYnAmic impedance at three amperes, $1000 \mu \mathrm{~F}$


FIGURE H-8 DYNAMIC IMPEDANCE AT SIX AMPERES- $1000 \mu \mathrm{~F}$


FREQUENCY, KILOHERTZ


FIGURE K-10 TRANSIENT RESPONSE TEST SCHEMATIC

TABLE H-4
STEP LOAD TRANSIENT RESPONSE

| $\frac{\text { I }}{i}$ | LOAD RANGE AMPS | LOAD AMPLITUDE CHANGE AMPS | FINAL VOLTAGE VOLTS | LOAD <br> POWER <br> CHANGE <br> WATTS | DISTURBANCE AMPLITUDE VOLTS |  | RECOVERY TIME MICROSECONDS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $c=210 / 4 f$ | . $C=7000$ /ff | $\mathrm{C}=210 \mathrm{Mf}$ | $c=1000 \mu \mathrm{f}$ |
|  | STEP LOADING |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 3-6 \\ & 3=9 \\ & 3=12 \\ & 6-9 \\ & 6-12 \end{aligned}$ | $\begin{aligned} & 3 \\ & 6 \\ & 9 \\ & 3 \\ & 6 \end{aligned}$ | 30.0 | $\begin{array}{r} 90 \\ 180 \\ 270 \\ 90 \\ 180 \end{array}$ | $\begin{gathered} .38 \\ . .85 \\ 1.45 \\ .34 \\ .775 \end{gathered}$ | .24 .50 .75 .24 .46 | $\begin{array}{r} 55 \\ 100 \\ 500 \\ 70 \\ 260 \end{array}$ | $\begin{array}{r} 64 \\ 85 \\ 580 \\ 70 \\ 350 \end{array}$ |
|  | STEP UNLOADING |  |  |  |  |  |  |  |
|  | $12-9$ $12-6$ $12-3$ $9-6$ $9-3$ | $\begin{aligned} & 3 \\ & 6 \\ & 9 \\ & 3 \\ & 6 \end{aligned}$ | 30.0 | $\begin{array}{r} 90 \\ 180 \\ 270 \\ 90 \\ 180 \end{array}$ | $\begin{gathered} .40 \\ 1.00 \\ 1.90 \\ .38 \\ .975 \end{gathered}$ | .23 <br> .48 <br> .77 <br> .25 <br> .50 | $\begin{array}{r} 80 \\ 110 \\ 160 \\ 70 \\ 120 \end{array}$ | $\begin{aligned} & 100 \\ & 120 \\ & 140 \\ & 100 \\ & 125 \end{aligned}$ |

TABLE H-5
RESPONSE TO RAMPED LOADS

| LOAD RANGE AMPS | LOAD AMPLITUDE CHANGE AMPS | FINAL FINAL VOLTAGE VOLTS | $\begin{aligned} & \text { LOAD } \\ & \text { POWER } \\ & \text { CHANGE } \\ & \text { WATTS } \end{aligned}$ | DISTURBANCE AMPLITUDE VOLTS |  | REGULATION DI/DT AMPS/SEC. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{C}=210 \mu \mathrm{f}$ | $\mathrm{C}=1000 \mu \mathrm{f}$ | $\mathrm{C}=270 \mu \mathrm{f}$ | . $C=1000 \mu \mathrm{lf}$ |
| RAMP LOADING |  |  |  |  |  |  |  |
| $3-6$ $3-9$ $3-12$ $6-9$ $6-72$ | $\begin{aligned} & 3 \\ & 6 \\ & 9 \\ & 3 \\ & 6 \end{aligned}$ | 30.0 | $\begin{array}{r} 90 \\ 180 \\ 270 \\ 90 \\ 180 \end{array}$ | .009 .017 .014 .007 .010 | $\begin{aligned} & .0010 \\ & .0021 \\ & .0032 \\ & .001 \\ & .002 \end{aligned}$ | 60 K 50 K 50 K | 171 K 120 K 103 K |
| RAMP UNLOADING |  |  |  |  |  |  |  |
| $12-9$ $12-6$ $12-3$ $9-6$ $9-3$ $6-3$ | 3 6 9 3 6 3 | 30.0 | $\begin{array}{r} 90 \\ 180 \\ 270 \\ 90 \\ 180 \\ 90 \end{array}$ | .002 .004 .0012 .0020 | .0026 .0032 .0012 .0022 | $\begin{aligned} & 40 \mathrm{~K} \\ & 50 \mathrm{~K} \\ & 67 \mathrm{~K} \end{aligned}$ | $\begin{array}{r} 72 \mathrm{~K} \\ 89 \mathrm{~K} \\ 200 \mathrm{~K} \end{array}$ |





FIGURE H-13 RAMP LOADING TRANSIENT RESPONSE


FIGURE H-14 RAMP UNLOADING TRANSIENT RESPONSE

STEP LOADING

$$
\begin{gathered}
C=210 \mu \mathrm{f} \\
3 \mathrm{amps} \text { to } 2 \mathrm{amps}
\end{gathered}
$$



HORIZ:

VERT:
$.5 \mathrm{v} / \mathrm{cm}$
$50 \mu \mathrm{~s} / \mathrm{cm}$
$C=1000 \mu \mathrm{f}$
3 amps to 9 amps


HORIZ:
$50 \mu \mathrm{~s} / \mathrm{cm}$

VERT:
.1v/cm

STEP UNLOADING

## $C=210 \mu f$ <br> 9 amps to 3 amps

$C=1000 \mu \mathrm{f}$
9 amps to 3amps


HORIZ: $\quad 50 \mu \mathrm{~s} / \mathrm{cm}$

VERT:
$.5 \mathrm{v} / \mathrm{cm}$


HORIZ: $\quad 50 \mu \mathrm{~s} / \mathrm{cm}$

VERT: $\quad .2 \mathrm{v} / \mathrm{cm}$

FIGURE H-15. TRANSIENT RESPONSE TO STEP LOADS
overshoot and undershoot of 300 millivolts and varying the load current and ramping speed. The results of this test are shown in the oscilloscope photos of Figure $\mathrm{H}-16$.

Curves were plotted on Figures $\mathrm{H}-17$ and $\mathrm{H}-18$ showing the maximum rate of current change and the maximum total current change that could be tolerated and yet not exceed $\pm 300$ millivolt distortion on the bus.

The standby power drain of the regulator is approximately 500 milliwatts and the shunting power transistor (2N3773) temperature rise above ambient (worst case) is $80^{\circ} \mathrm{C}$, therefore at $40^{\circ} \mathrm{C}$ ambient environment, the maximum junction temperature is $120^{\circ} \mathrm{C}$.

## Shunt Regulator Response to Fault Loads

The shunt regulator was tested under fault load conditions. The source used is a simulated RTG shown in Figure H-19. The shunt regulator was operated at a minimum current (approximately . 1 ampere), or at a current equal to the normal load prior to the application of the fault load. Fuses were used as the fault removal device. Load faults were applied up to four times the fuse rating.

Under these load demands the regulated bus voltage decreased to a level determined by the fault for a time period determined by the ratio of fault current to fuse rating. The regulated bus voltage dropped to levels as low as 14 volts for fault currents up to 16 amperes. After the fault was removed the bus voltage rapidly increased (within $1-3$ milliseconds) to the required regulated voltage with an overshoot less than 1 volt. Typical traces are shown in Figure $\mathrm{H}-20$.

RAMP LOADING

$$
\begin{gathered}
C=210 \mu \mathrm{f} \\
3 \mathrm{amps} \text { to } 9 \mathrm{amps}
\end{gathered}
$$



HORIZ:
$50 \mu \mathrm{~s} / \mathrm{cm}$
TOP
BOTTOM
VERT:
$.1 \mathrm{v} / \mathrm{cm}$
$2 \mathrm{a} / \mathrm{cm}$
HORIZ:
$50 \mu \mathrm{~s} / \mathrm{cm}$
$\begin{array}{lll} & \text { TOP } & \text { BOTTOM } \\ \text { VERT: } & .1 \mathrm{v} / \mathrm{cm} & 2 \mathrm{a} / \mathrm{cm}\end{array}$

RAMP UNLOADING
$C=210 \mu f$
$C=1000 \mu f$
2 amps to 3 amps
9 amps to 3 amps


HORIZ:

|  | TOP | BOTTOM |
| :--- | :--- | :--- |
| VERT: | $1 \mathrm{v} / \mathrm{cm}$ | $2 \mathrm{~A} / \mathrm{cm}$ |



HORIZ: $\quad 50 \mu \mathrm{~s} / \mathrm{cm}$

$$
\begin{array}{lcr} 
& \text { TOP } & \text { BOTTOM } \\
\text { VERT: } & 1 \mathrm{v} / \mathrm{cm} & 2 \mathrm{~A} / \mathrm{cm}
\end{array}
$$

FIGURE H-16. TRANSIENT RESPONSE TO RAMP LOADS


FIGURE H-17. ALLOWABLE POWER LOADING


POWER UNLOADED, WATTS
FIGURE H-18. ALLOWABLE POWER UNLOADING


FIGURE H-19 FUSE TEST SCHEMATIC

```
FUSE = . 5 amp
```



HORIZ: $\quad 5 \mathrm{~ms} / \mathrm{cm}$

VERT: $\quad .5 \mathrm{v} / \mathrm{cm}$

FUSE $=4.0 \mathrm{amp}$


HORIZ: $\quad 1 \mathrm{~ms} / \mathrm{cm}$

VERT: $\quad 2 \mathrm{v} / \mathrm{cm}$

FIGURE H-20. TRANSIENT RESPONSE TO FUSED LOADS

For comparison, faults were generated with two different output capacitors (210 and $1000 \mu \mathrm{~F}$ ). The capacitor value did not greatly affect the regulator response under these operational conditions.

The majority of source faults were at a prescribed current of 2, 3 or 4 times the fuse rating. Figure $\mathrm{H}-27$ is a system response for a short circuit fault. The peak current was approximately 90 amperes as a resul.t of energy stored in the shunt regulator output capacitor. 'The system voltage returned to normal within 5 milliseconds.

A comparison was made between two output capacitor sizes to observe system effects with a short circuit fault. Figure $\mathrm{H}-22$ is a comparison of the two responses: Note that in both cases system voltage returned in the same time period.

Finally, to demonstrate the ability of the Shunt Regulator to remain in operation under any random, single component failure, selected components underwent simulated failures both short and open. During any single component failure, the Shunt Regulator continued to operate within all specification requirements.


FIGURE H-21. SYSTEM RESPONSE TO A FAULT



FIGURE H-22. CAPACITIVE FAULT CLEARING

## APPENDIX I TWT CONVERTER DESIGN STATUS

A block diagram of the TWT Converter is shown in Figure I-T. Bus power is switched to the input filter, activating the filament supply. A driven oscillator chops the $D C$ power to square wave $A C$, and a transformer reduces the voltage to the 5.2 volts required by the filament. The current limiting function is provided by the highly reactive design of the transformer.

A ninety second time delay inhibits power to a second driven oscillator until the filament has warmed up. This oscillator then chops the DC power to square wave $A C$ which is transformed to higher than required voltages; rectified, filtered, and adjusted to the required output level by a series impedance. Thé helix and collector supplies areseries regulated with a dissipative transistor regulator; and the anode potential, operating at constant current, is adjusted with a variable resistor.

The current limiting for the filament supply could be achieved with a saturable reactor, phase controlled rectifiers on the transformer output, dissipative regulation on the transformer DC input, or current limiting at the transformer itself. The high reactance transformer method was selected on the basis of simplicity, efficiency and reliability. It adds no parts over those required for the basic functions of chopping and transformation; it adds no in-line semiconductor voltage drops on the low voltage side of the transformer, and the reliability is equal to the basic reliability of the circuit without current limiting, since no additional failure modes are introduced.


1J86-TOPS-513

The transformer is constructed on a cut "C" core, with two separate coils. One coil contains all the primary windings, and the second coil all the secondary windings. Sufficient space is left on the core window between these coils to short the magnetic path from one core leg to the other, and this is accomplished with a second cut "C" core orthogonal to the first as shown on Figure I-2. The current limiting can be adjusted by varying the air gap, and typical test data on the first transformer at room ambient is shown on Figure I-3. It can be seen that the current to be delivered at a prescribed voltage can be adjusted by varying, the air gap; and that a normal operating voltage point at about sixty percent of open circuit will have a corresponding short circuit current of twice the value at the sixty percent point.

The precise output voltage for the helix and collector must be regulated against load change. This requires some form of closed loop regulator on the output voltage. Figure I-4 shows a limited range transistorized, high output voltage regulator that operates in the linear mode to achieve the required regulation and which also acts to further attenuate ripple appearing at the output of the rectified and filtered high voltage power lines from the converter. The full output voltage of the supply is sampled by the resistor string composed of R7, R8 and R4. A portion of this voltage is compared against a zener reference, CRT, which is biased into the breakdown region by current flowing through resistor R6. The design requirement for this limited range regulator is that the current flow through R4 must be held constant.


FIGURE I-2 HIGH REACTANCE TRANSFORMER


FI GURE I-3 FILAMENT SUPPLY REGULATION


Full schematic of all circuit elements is shown on Figure I-5. The added feature here is a time delay circuit established by a unijunction transistor (Q3) which activates a series switch, transistor Q2, to provide starting base drive current to the oscillator transistors, Q4 - Q6 and Q5 - Q7.


## APPENDIX J COMPARISON OF AC MOTOR DRIVE CIRCUITS

Three AC motor drive circuits were compared to permit a recommendation for the circuitry to power the gyro and momentum wheel requirements of the attitude control system. For evaluation purposes, the output voltage is assumed to be 26.0 VRMS for all cases. This results in a continuous power requirement of 12 watts and a peak (stall) power requirement of 20 watts, with an assumed power factor of 0.50 .

The driver circuits for each configuration will accept two phase square wave signals from an on-board clock. The drive requirements would be essentially identical for both phases and for each type of power stage presented here. The driver input impedance would be greater than ten kilohms which is more than sufficient to prevent loading of the clock.


FIGURE J-7. DIRECT DRIVE, ISOLATED OUTPUT

In this approach, a power transformer with center tapped primary is required in each phase. The power transistors alternately switch power from one half of the primary winding. to the other half. This results in having only one switch voltage drop in series with the load at any time. The darlington driver provides the most efficient means of driving the power switch directly from the clock.


FIGURE J-2. ISOLATED DRIVE, DIRECT OUTPUT

The initial stage in this circuit operates exactly as does the circuit of Figure J-1. However, the transformer supplies base drive to a transistor bridge circuit instead of the load. The resulting reduction in required source current eliminates the need for darlington input switches.

The bridge provides the required $A C$ by alternately switching power and returns through two transistors at each end of the load. Thus, there are two saturation voltage drops in series with the load at any time. However, the RMS voltage delivered to the motor is equal to the source minus two transistor voltage drops, or approximately 29.0 VAC RMS. A second consideration is that both ends of the motor winding must be isolated, since each is alternately connected directly to the 30 volt bus.


FIGURE J-3. DIRECT DRIVE, DIRECT OUTPUT
In this circuit, the signal input is applied directly to an NPN darlington pair which fiorms the bottom leg of the bridge. The top leg, consisting of a PNP darlington pair, receives its drive from the corresponding bottom switch.

In this manner, the need for a transformer is eliminated. However, each switch requires a darlington configuration which results in a higher saturation voltage drop than that of a single transistor (a typical drop for two transistors would be 1.5 to 2 volts). Also, as in the output bridge of circuit 2, there will be two switch voltage drops in series with the load at all times. This circuit more nearly matches the 26 VAC RMS motor requirement, but still requires isolated motor windings.

## Tradeoff Characteristics

The circuit of Figure J-1 offers the following major advantages:

1. Low complexity
2. Output voltage flexibility
3. Isolation
4. High efficiency

The low complexity would indicate a high reliability, however, any increase in reliability would be offset to some extent by the very high failure rates usually applied to magnetic components. The output flexibility and isolation advantages would seem to be of importance in this particular application since the gyro requires approximately 26 VRMS and is a three wire device.

The efficiency of this circuit would approach $90 \%$, however, it should be remembered that the magnitude of the losses in this application is very small -approximately 60 mw per \% of efficiency. Therefore, any efficiency greater than perhaps $85 \%$ would be acceptable.

The major disadvantage of this approach is the size and weight of the power transformers. The two six watt transformers required (one each phase) could weigh up to one-half pound and would account for most of the total supply weight.

In the circuit of Figure $\mathcal{J}-2$, the transformer provides base drive for the transistor bridge. If a forced gain of 10 (the usual value for power switches) is used, the transformers must provide one tenth as much power. Since the primary voltage is constant, the only factor contributing to a reduction in size is less current -- therefore, smaller wire. The number of primary turns will be equal to or greater than (for a smaller core) that of the power transformer. The total number of secondary turns would be no less than half of the power transformer approach. The net result is that a driver transformer will be at least half the size of a power transformer. Since additional power transistors are required, the overall size and weight of this circuit will be approximately the same as that of Figure J-7.

The attractiveness of the circuit of Figure $\mathrm{J}-2$ is further reduced by the increased complexity (approximately 3 times that of Figure J-1) required in the bridge output. This would cause a substantial decrease in the reliability figure of merit. Another factor affecting reliability is the lack of DC isolation. Any bridge circuit is highly vulnerable to failure due to inadvertent grounding of either output terminal.

The efficiency of the circuit of Figure $3-2$ would be slightly better than that of the first circuit even though there are two switches in series with the load. This is due to the single transistor voltage being less than one half that of a darlington. The efficiency increase, however, would be small.

The output voltage of a bridge inverter is reasonably fixed at something less than the bus voltage. In the circuit of Figure $\mathrm{J}-2$, it would be about 29 VRMS. In the forced gain configuration, the saturation drop will not change significantly over a fairly wide load range (say 5 to 1). The output voltage regulation will, therefore, be better than $5 \%$ from stall to running loads.

The circuit of Figure $\mathrm{J}-3$ has a complexity similar to that of Figure $\mathrm{J}-2$; however, the reliability will be better due to the lack of a transformer. The output voltage will be about 28 VRMS due to the greater saturation voltage drop of the darlington stages. This drop also reduces the overall efficiency to perhaps $80 \%$.

The greatest advantage of this circuit is size and weight. At the required power level ( 6 watts per phase), this circuit would not weigh more than $3 / 4$ pound for both phases (depending upon packaging).

## Summary

In the table below, a summary of the trade-off consideration given each configuration is presented. The data is for a completely packaged two phase supply, but does not include input filtering. The size and weight figures are estimates and the efficiency and regulation are calculated approximate worst case.

| Circuit | Size | Weight | Efficiency | Regulation | Reliability |
| :---: | :---: | :---: | :---: | :---: | :---: |
| J-7 | $20 \mathrm{in}^{3}$ | 1.25\# | 88\% | 3\% | 0.9243 |
| J-2 | 20 in 3 | 1.25\# | 89\% | 5\% | 0.8505 |
| J-3 | $10 \mathrm{in}^{3}$ | 0.75\# | 80\% | 5\% | 0.8541 |

The reliability was calculated on a part count basis using TOPS failure rates and a design life of twelve years. It serves as a relative indication of reliability.

## APPENDIX K DC CONVERTER DESIGN CONSIDERATIONS

## Introduction

The following is a summary of the design of the $D C / D C$ converter shown in Figure K-2. A functional block diagram of the converter is as shown in Figure $K-1$ below and the design of each block will be discussed.


FIGURE K- 1 CONVERTER BLOCK DIAGRAM

## Input Filter

A filter was designed and developed in order to control radiated emission, conducted emission, audio frequency susceptibility, radio frequency susceptibility, transient susceptibility and rate of current changes ( $\mathrm{dj} / \mathrm{dt}$ ) on input power lines. The configuration features a unique application of a one millihenry transformer with its primary in series with the unregulated power line. The transformer acts as an inductor and as an impedance transformer

that couples a variable impedance to the primary to provide AC noise attenuation, but dissipates no DC power. The filter also includes one fifty microhenry high frequency inductor in each input power line, followed by 150 microfarad capacitors from each line to a chassis ground. These inductors and capacitors act as a low pass filter for $D C$, and the chassis ground acts like a noise sink for any $A C$ noise.

## Inverter

The inverter is a basic Jensen oscillator with a transistor starting circuit. T1 is a switching transformer with a square permalloy 80 core. The design of Tl and the value of the resistor RI determine the oscillating frequency. RI also acts to limit the current when Tl saturates. R2 and R5 limit the current to the bases of Q1 and Q3 respectively while C2 and CR3, and C4 and CR6 increase the switching speeds of their respective transistors.

The transistor Q2 and the resistors R6 and R7 comprise the starting circuit which provides an initial current pulse to the base of QT insuring that the converter will begin to oscillate. After oscillation has begun, Q2 is back biased by the switching transformer, $T 1$, and thus is turned off.

T2 is the power transformer which transforms the input voltage to the desired output levèis and also provides isolation between the input and output and between outputs. A silicon iron "C" core with an inherent air gap is used for T2 because this type core does not saturate and therefore does not produce large current spikes when the switching transistors are not closely matched.

## Rectifying and Filtering Output

The outputs of the inverter are rectified and then passed through a passive LC filter. The filtering smooths the commutation losses during the switching intervals and restricts the ripple within the limits of the particular load requirements. In addition to the filter network shown, there is a radio frequency interference filter attached to each output to remove the high frequency spikes caused by the switching transistors.

## Power Supply On/Off Command Capability

The power supply will have the additional capability of being turned on and off upon command. The command lines will be 5V TTL. On command a $25-75 \mathrm{~ms}$ duration pulse will be initiated on these lines. There will be two discrete lines and commands, one to turn the power supply on and the other to turn it off. The circuit which will turn the power supply on or off is a solid state latching type which will be actuated by the commands described above. This capability has not been completely designed at this time.

## Power Supply External Sync

The power supply must be capable of accepting a sync signal from the vehicle clock to prevent beat frequencies between converters which could affect magnetometer performance. This feature is to be included with the command capability change described above.

## DC/DC Converter Weight Analysis

A weights analysis for a 5 watt, 4 output; and 16 watt, 4 output dc/dc converter was performed, and the results are tabulated in Table K-T.

TABLE K-1 DC TO DC CONVERTER WEIGHT BREAKDOWN

PART WEIGHTS (LBS.)
5 Wat $\frac{\text { PART }}{} 4$ Outputs (LBS.) 16 Watts 4 outputs

| 01 | . 007 | . 020 |
| :---: | :---: | :---: |
| Q2 | . 007 | . 020 |
| 03 | . 007 | . 007 |
| R1 | . 003 | . 005 |
| R2 | . 001 | . 003 |
| R3 | . 001 | . 001 |
| R4 | . 001 | . 007 |
| R5 | . 007 | . 003 |
| R6 | . 001 | . 001 |
| R7 | . 001 | . 007 |
| CR1 | . 0005 | . 0005 |
| CR2 | . 0005 | . 0005 |
| CR3 | . 0005 | . 0005 |
| CR4 | . 0005 | . 0005 |
| CR5 | . 0005 | . 0005 |
| CR6 | . 0005 | . 0005 |
| CR7 | . 001 | . 003 |
| CR8 | . 001 | . 003 |
| CR9 | . 001 | . 001 |
| CR10 | . 001 | . 001 |
| CR11 | . 001 | . 001 |
| CR12 | . 001 | . 001 |
| CR13 | . 001 | . 001 |
| CR14 | . 001 | . 001 |
| C1 | . 020 | . 020 |
| C2 | . 002 | . 002 |
| C3 | . 005 | . 005 |
| C4 | . 002 | . 002 |
| C5 | . 010 | . 010 |
| C6 | . 010 | . 010 |
| C7 | . 010 | . 010 |
| C8- | . 010 | :070 |
| T1 | . 045 | . 045 |
| T2 | . 150 | . 470 |
| L] | Not | Determined |
| L2 | . 02 | . 030 |
| L3 | . 02 | . 020 |
| L4 | . 02 | . 020 |
| L5 | . 02 | . 020 |
| Printed Circuit Board | . 030 | . 030 |
| Heat Sink | - | . 100 |
| Bracket | . 150 | . 200 |
| Hardware | . 150 | . 160 |
| Wire | . 040 | . 050 |
| Solder | . 010 | . 010 |
| Conformal Coating | . 020 | . 020 |
| Internal Connector | . 020 | . 020 |

All the part weights are known except for the input inductor, L1, and the parts associated with the synchronous operation and the commanded ON/OFF capability.

The value, size and weight of the $L 1$ inductor has not been completely defined, and its size depends on the results of tests yet to be run. The tests will be aimed at establishing the inductor value required to limit the turn-on transient to $125 \%$ of the average dc current. The inductor value will also be affected by increase in input current, and may become unmanageable for higher power loads.

If it is found that the inductor required to handle the dc current or to limit the turn-on transient is too large for any of the DC to DC converter loads, an alternate method for filtering or switching those particular loads may be necessary.

Since the turn-on transient is largely attributed to the current required to initially charge the filter capacitor, a method to prevent this condition. and therefore reduce the size of the input inductor may be to place a switch between the input filter and the DC to DC converter. This approach will allow the filter capacitor to remain fully charged while the load is disconnected.

Due to a portion of the turn-on transient being attributed to the initial charge up of the output filter capacitors which are reflected back through the transformer, the switch approach will not eliminate all of the current overshoot.

However, the reflected capacitance is expected to be much smaller than the input capacitor, and would allow for a smaller size inductor to limit the overshoot when the switch is closed.

Therefore, all of the piece parts are included in this weights analysis shown in Table K-1 except the input inductor, L1, and parts associated with the commanded ON/OFF capability and the synchronous operation circuitry.

## Thick Film Microcircuit

The piece part density of space power conditioning equipment has not kept pace with improvements in other subsystems. The non-uniform sizes and shapes of the mechanical devices and the electronic piece parts do not lend themselves to efficient packaging.

This stalemate is being broken by applying thin and thick film microcircuit techniques to power equipment. This has occurred only in the past few years, even though these techniques have been applied in other areas for 10 years. The slowness is due to the small degree of standardization and the high thermal density that occurs when high power piece parts are put into small volumes.

A task of the TOPS power conditioning equipment study was to develop a hybrid thick film microcircuit of the electronic parts of a dc to dc converter. This one basic, multipurpose circuit can be used to satisfy 35 separate requirements on the TOPS project with conditioned power levels from 1 to 25 watts. Three models have been identified for this range of power and all 3 can be built on the same conductor layout, with variations in the values of 7 piece parts only.

The inherent physical properties of the flat pack materials and construction enhances heat transfer, and balances the increased thermal density with higher conductivity and shorter thermal paths. Figure $-\mathrm{K}-3$ is a scale fayout of the parts within the flat pack with piece part designation, and Figure $k-4$ is a photographic reproduction of the actual circuit.


FIGURE K- 3 THICK FILM MICROCIRCUIT PHYSICAL LAYOUT


## Thermal Considerations

The alumina oxide substrate, which is the means by which the circuit conductor. and electronic piece parts are held within the flat pack, has a very high thermal conductivity and is an excellent electrical insulator. This property provides a more direct and efficient path of heat flow from the internally mounted switching power chips and the other internally mounted dissipative elements to the bottom of the metal flat pack. The flat pack in turn is then mounted or bonded to a metal heat sink with either a highly heat conductive paste, or a low temperature solder. This small number of highly efficient thermal interfaces provides excellent heat transfer. This can be compared to a semi-conductor chip that is mounted in an ordinary transistor case and insulated from the metal heatsink for electrical integrity. It uses a mechanical screw or nut for mounting, producing a higher thermal resistance to the ultimate heat sink. The flat pack itself is rated at 25 watts per square inch of mounting surface. This assumes that it is bonded to a heat sink which will adequately remove this much power.

Under normal discrete part construction of a dc to dc converter, the electrical (non-magnetic) piece parts are mounted on a printed circuit board or in a cordwood module. Either of these concepts would need additional means of heat transfer to maintain the piece parts at allowable temperatures. Further, the spacing of the discrete piece part under construction creates longer interconnections, higher power dissipation in the additional wire and increased opportunity.for noise coupling into adjacent circuitry. SUMMARY
A comparison of the flat pack to the discrete piece part circuit indicates a weight reduction of $80 \%$, as shown in Table 2 ; a volume reduction of $80 \%$; and reduces the number of interconnections with the remaining converter piece parts from 44 to 13.

TABLE K-2
WEIGHT COMPARISON OF DISCRETE PARTS VERSUS FLATPACK


## GENERAL ( 3 6lectric SPACE DIVISION <br> SPACE SYSTEMS ORGANIZATION


[^0]:    * Required radiating area: 4.5 square feet

