Combinational Logic Design Process

- Create truth table from specification
- Generate K-maps & obtain logic equations
- Draw logic diagram (sharing common gates)
- Simulate circuit for design verification
 - Debug & fix problems when output is incorrect
 - Check truth table against K-map population
 - Check K-map groups against logic equation product terms
 - Check logic equations against schematic
- Circuit optimization for area and/or performance
 - Analyze verified circuit for optimization metric

• $G, G_{IO}, G_{del}, P_{del}$

- Use Boolean postulates & theorems
- Re-simulate & verify optimized design

K-mapping & Minimization Steps

Step 1: generate K-map

- Put a 1 in all specified minterms
- Put a 0 in all other boxes (optional)

Step 2: group all adjacent 1s without including any 0s

- All groups (aka *prime implicants*) must be rectangular and contain a "power-of-2" number of 1s
 - 1, 2, 4, 8, 16, 32, ...
- An essential group (aka *essential prime implicant*) contains at least 1 minterm not included in any other groups
 - A given minterm may be included in multiple groups
- Step 3: define product terms using variables common to all minterms in group
- Step 4: sum all essential groups plus a minimal set of remaining groups to obtain a minimum SOP

C. E. Stroud

K-map Minimization Goals

- Larger groups:
 - Smaller product terms
 - Fewer variables in common
 - Smaller AND gates
 - In terms of number of inputs
- Fewer groups:
 - Fewer product terms
 - Fewer AND gates
 - Smaller OR gate
 - In terms of number of inputs

• Alternate method:

≻Group 0s

• Could produce fewer and/or smaller product terms

≻Invert output


• Use NOR instead of OR gate

Circuit Analysis

- We can implement different circuits for same logic function that are *functionally equivalent* (produce the correct output response for all input values)
 - Which implementation is the best?
 - Depends on design goals and criteria
- Area analysis
 - Number of gates, *G* (most commonly used)
 - Number of gate inputs and outputs, G_{IO} (more accurate)
 - Bigger gates take up more area
- Performance analysis (*worst case path from inputs to outputs*)
 - Number of gates in worst case path from input to output, G_{del}
 - More accurate delay measurement per gate
 - Propagation delay = intrinsic (*internal*) delay + extrinsic (*external*) delay
 - Relative prop delay, $P_{del} = \#$ inputs to gate (*intrinsic*) + # loads (*extrinsic*)

Circuit Analysis Example

- From previous example: Z=(A+B')C+A'BC'
 - # gates: G = 7
 - $# gate I/O: G_{IO} = 19$
 - Gate delay: $G_{del} = 4$
 - worst case path: $B \rightarrow Z$
 - Prop delay: $P_{del} = 12$
 - worst case path: $B \rightarrow Z$



Design Verification Guidelines

- Use all audits and analysis aids possible to help find potential design bugs
 - Investigate and correct all errors/warnings
- Simulate thoroughly but use stimuli that "eat their way into the design" testing one function at a time
 - more important for complex circuits
- When circuit doesn't work, see what works and what doesn't to narrow down the search space for the problem
 - Which outputs work
 - Which outputs fail and under what conditions
 - Monitor lots of internal nodes
 - Additional simulations (with different vectors) can be helpful
- Remember "debugging is just solving out a puzzle"
 - Also "if something doesn't look right, stop and check it out"
 - Don't overlook potential bugs
- Always re-run audits and simulation after correcting any problem (or after any changes)
 - Another bug could be lurking, or
 - The fix may have messed up something else
- C. E. Stroud

Sequential Logic Design Steps


- Derive circuit state diagram from design specs
- Create state table
- Choose flip-flops (D, T, SR, JK)
- Create circuit excitation table
 - use flip-flop excitation tables
- Construct K-maps for:
 - flip-flop inputs
 - primary outputs
- Obtain minimized SOP equations
- Draw logic diagram
- Simulate to verify design & debug as needed
- Perform circuit analysis & logic optimization


C. E. Stroud


Flip-Flop Excitation Tables & State Diagrams

Q Q+	D	Т	S R	JK
0 0	0	0	0 X	0 X
0 1	1	1	10	1 X
1 0	0	1	0 1	X 1
1 1	1	0	X 0	X 0

 $\begin{array}{c}
D=1\\
0\\
0\\
0\\
0
\end{array}$








C. E. Stroud

Sequential Design Example



State Table


C. E. Stroud

3-bit Gray Code Counter

- Choose flipflops:
 - Let X be a JK
 - Let Y be a D
 - Let Z be a SR
- Create circuit excitation table

Inputs	Current state	Next state	QX	QY	QZ
R	(XYZ)	(X Y Z)	Jx Kx	Dy	Sz Rz
0	XXX	000	01	0	01
1	000	001	0 X	0	10
1	001	011	0 X	1	X 0
1	010	110	1 X	1	0 X
1	011	010	0 X	1	01
1	100	000	X 1	0	0 X
1	101	100	X 0	0	01
1	110	111	X 0	1	10
1	111	101	X 0	0	X 0


3-bit Gray Code Counter (cont)



C. E. Stroud


3-bit Gray Code Counter (cont)

- Logic diagram
- Then design verification via logic simulation
 - Debug as needed to obtain working circuit
 - Update logic diagram, logic
 equations, etc. to reflect fixes




Sequential Logic Models

- Huffman model consists of two types:
 - Mealy model (aka Mealy machine)
 - Outputs are function inputs and current state
 - Outputs can change when inputs change or when current state changes
 - Moore model (aka Moore machine)
 - Outputs are function of current state only
 - Outputs can change only when current state changes



Mealy & Moore State Diagrams

- Mealy model
 - Outputs associated with state transition
 - Output values shown with inputs
- Moore model
 - Outputs associated with states only
 - Output values shown with states



Mealy & Moore State Tables

00 1/11/10/10/0 01 10 1/0 00/1 0 0 01/0 10/0


In	Х	Y	X+	Y+	D _X	D _Y	O _{Mealy}	O _{Moore}
0	0	0	0	1	0	1	1	1
0	0	1	1	0	1	0	0	0
0	1	0	0	0	0	0	1	0
1	0	0	1	0	1	0	1	1
1	0	1	0	0	0	0	1	0
1	1	0	0	1	0	1	0	0
0	1	1	Х	Х	Х	Х	Х	Х


Note: next state (next state logic) is same for both Mealy & Moore – only output is different ELEC 4200 15

C. E. Stroud


Mealy & Moore Design Examples

In this example the Dx and Dy circuits are the same for both Mealy and Moore But the outputs circuits are different with the Moore being a function of X and Y only






$$O_{Mealy} = In'Y' + InX'$$



Mealy & Moore Design Examples



17

Flip-Flop Initialization

- Preset (aka set) => Q⁺ = 1
- Clear (aka reset) \Rightarrow Q⁺ = 0
- Some flip-flops have:
 - Both preset and clear (set and reset)
 - A preset or a clear
 - Neither (JK & SR flops have set/reset functions)
- Preset and/or clear can be
 - Active high or active low
 - Synchronous => with respect to active edge of clock
 - Asynchronous => independent of clock edges
- Initialization important for:
 - logic simulation to remove undefined logic values
 - 2, 3, U, etc.
 - system operation to put system in a known state

Typical logic symbol with active high preset and active low clear Cannot determine sync or async from symbol Pre

D


Clk

Clr

Q


Synchronous vs. Asynchronous

- Synchronous => states of memory elements change only with respect to active edge of clock
- Asynchronous => states of memory elements can change without an active edge of clock
 - Asynchronous designs often have timing problems




System-Level Timing

- System set-up time: $P_{del} + P_{bufi} + t_{su} P_{clk(min)}$ $\geq P_{del} + P_{bufi} + t_{su}$
- System hold time: $t_h + P_{clk} P_{del(min)} P_{bufi(min)}$ > $t_h + P_{clk}$
- System clock-to-output: $t_{co} + P_{del} + P_{bufo} + P_{clk}$
- Minimum times are difficult to guarantee
 - Typically assume 0



System-Level Timing

- System set-up time: $P_{bufi} + t_{su(latch)} P_{clk(input)min}$
- System hold time: $t_{h(latch)} + P_{clk(input)} P_{bufi(min)}$
- System clock-to-output: $t_{co} + P_{bufo} + P_{clk(output)}$
- Improvement techniques:
 - Re-clock signals onto/off subcircuit, chip, PCB, or system
 - Fanout clock into input, main, and output clocks
 - 0-hold-time latches on input signals



21