

Dual-Core Intel® Xeon® Processor 7100 Series

Datasheet

September 2006

Reference Number: 314553 Revision: 002



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Dual-Core Intel® Xeon® Processor 7100 Series, Processor 7110, 7120, 7130, 7140 and 7150 processor may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

 ${\rm I}^2{\rm C}$ is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the ${\rm I}^2{\rm C}$ bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel® 64 architecture. Processors will not operate (including 32-bit operation) without an Intel® 64 architecture-enabled BIOS. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

Intel, Pentium, Intel Xeon, Intel NetBurst, Enhanced Intel SpeedStep Technology, Intel 64 and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

 $\ ^{*}$ Other names and brands may be claimed as the property of others.

Copyright © 2006 Intel Corporation.



Contents

1	Intro	duction	
	1.1	Terminology	
	1.2	References	
	1.3	State of Data	15
2	Elect	rical Specifications	17
	2.1	Front Side Bus and GTLREF	
		2.1.1 Front Side Bus Clock and Processor Clocking	 18
		2.1.2 Front Side Bus Clock Select (BSEL[1:0])	
		2.1.3 Phase Lock Loop (PLL) Power and Filter	
	2.2	Voltage Identification (VID)	21
	2.3	Cache Voltage Identification (CVID)	22
	2.4	Reserved, Unused, and TESTHI Pins	
	2.5	Mixing Processors	
	2.6	Front Side Bus Signal Groups	
	2.7	GTL+ Asynchronous and AGTL+ Asynchronous Signals	
	2.8	Test Access Port (TAP) Connection	
	2.9	Maximum Ratings	
	2.10	Processor DC Specifications	
		2.10.1 Flexible Motherboard (FMB) Guidelines	
		2.10.2 VCC Overshoot Specification	
		2.10.3 VCACHE Overshoot Specification	
		2.10.4 Die Voltage Validation	
	2.11	AGTL+ Front Side Bus Specifications	
		·	
3		anical Specifications	
	3.1	Package Mechanical Drawing	
	3.2	Processor Component Keep-Out Zones	
	3.3	Package Loading Specifications	
	3.4	Package Handling Guidelines	
	3.5	Package Insertion Specifications	
	3.6 3.7	Processor Materials	
	3.8	Processor Markings	
	3.9	Processor Pin-Out Coordinates	
4		isting	
	4.1	Dual-Core Intel® Xeon® Processor 7100 Series Pin Assignments	
		4.1.1 Pin Listing by Pin Name	
		4.1.2 Pin Listing by Pin Number	57
5	Signa	al Definitions	65
	5.1	Signal Definitions	65
_		mal Specifications	
6			
	6.1	Package Thermal Specifications	
		6.1.1 Thermal Specifications	
	6.2	Processor Thermal Features	
	0.2	6.2.1 Thermal Monitor	
		6.2.2 Thermal Monitor 2	
		6.2.3 On-Demand Mode	-
		6.2.4 PROCHOT# Signal Pin	
		6.2.5 FORCEPR# Signal Pin	
		: -: : -::	



		6.2.6	THERMTRIP# Signal Pin	
		6.2.7	TCONTROL and Fan Speed Reduction	
		6.2.8	Thermal Diode	
7	Featu			
	7.1		On Configuration Options	
	7.2		Control and Low Power States	
		7.2.1	Normal State	
		7.2.2 7.2.3	HALT or Enhanced Power Down State	
		7.2.3 7.2.4	Stop-Grant State Enhanced HALT Snoop State or HALT Snoop State,	.85
		7.2.4	Stop Grant Snoop State	.86
	7.3	Enhanc	red Intel SpeedStep® Technology	.86
	7.4	System	Management Bus (SMBus) Interface	.87
		7.4.1	SMBus Device Addressing	
		7.4.2	PIROM and Scratch EEPROM Supported SMBus Transactions	
		7.4.3	Processor Information ROM (PIROM)	
		7.4.4	Checksums	
		7.4.5	Scratch EEPROM	_
		7.4.6 7.4.7	SMBus Thermal Sensor	
		7.4.7 7.4.8	SMBus Thermal Sensor Registers	
		7.4.9	SMBus Thermal Sensor Alert Interrupt	
8	Povo	_	ssor Specifications	
0	8.1		iction	
	8.2		nical Specifications	
	0.2	8.2.1	Boxed Processor Heatsink Dimensions	
		8.2.2	Boxed Processor Heatsink Weight	
		8.2.3	Boxed Processor Retention Mechanism and Heatsink Supports	
	8.3	Therma	al Specifications1	
		8.3.1	Boxed Processor Cooling Requirements	
		8.3.2	Boxed Processor Contents	L26
9	Debu		Specifications 1	
	9.1	Logic A	nalyzer Interface (LAI)1	
		9.1.1	Mechanical Considerations1	
		9.1.2	Electrical Considerations	.27
Eia	uroc			
гig	ures		F LOUI B T LOUI	
				.18
	2-2		Lock Loop (PLL) Filter Requirements	
	2-3		ore Intel® Xeon® Processor 7100 Series Load Current vs. Time	
	2-4		atic and Transient Tolerance	
	2-5 2-6		E Static and Transient Tolerance at the Board	
	2-6 2-7		rershoot Example Waveform	
			•	
	2-8 3-1		E Overshoot Example Waveform	
	3-1 3-2		sor Package Assembly Sketch	
	3-2 3-3		sor Package Drawing (Sheet 1 of 2)	
	3-3 3-4		sor Package Drawing (Sheet 2 of 2)	
	3-4 3-5		sor Topside Markings	
			sor Bottom-Side Markingssor Pin-Out Coordinates, Top View	
	3-6 6-1		Oual-Core Intel® Xeon® Processor 7100 Series Thermal Profile	
	6-1	TOOM F	Juai-Core three veolig Frocessor / 100 Selies Hierillal Frolle	. / 3



6-2	95W Dual-Core Intel® Xeon® Processor 7100 Series Thermal Profile	
6-3	Case Temperature (TCASE) Measurement Location	77
6-4	Thermal Monitor 2 Frequency and Voltage Ordering	79
7-1	Stop Clock State Machine	85
7-2	Logical Schematic of SMBus Circuitry	88
8-1	Passive Dual-Core Intel® Xeon® Processor 7100 Series Thermal Solution (3U and larger)	118
8-2	Top Side Board Keep-Out Zones (Part 1)	
8-3	Top Side Board Keep-Out Zones (Part 2)	
8-4	Bottom Side Board Keep-Out Zones	
8-5	Board Mounting-Hole Keep-Out Zones	
8-6	Thermal Solution Volumetric	
8-7	Recommended Processor Layout and Pitch	
Tables		
1-1	Features of the Dual-Core Intel® Xeon® Processor 7100 Series	12
2-1	166 MHz Core Frequency to Front Side Bus Multiplier Configuration	
2-2	200 MHz Core Frequency to Front Side Bus Multiplier Configuration	
2-3	BSEL[1:0] Frequency Table for BCLK[1:0]	
2-4	Voltage Identification (VID) Definition	
2-5	Cache Voltage Identification (CVID) Definition	
2-6	Front Side Bus Pin Groups	
2-7	Signal Description Table	
2-8	Signal Reference Voltages	
2-9	Processor Absolute Maximum Ratings	
2-10	Voltage and Current Specifications	
2-11	- · · · · · · · · · · · · · · · · · · ·	
2-12	VCACHE Static and Transient Tolerance at the Die Sense Location	33
2-13	VCACHE Static and Transient Tolerance at the Board	34
2-14	VCC Overshoot Specification	35
2-15	VCACHE Overshoot Specification	35
2-16	Front Side Bus Differential BCLK Specifications	36
2-17	BSEL[1:0], VID[5:0], and CVID[3:0] DC Specifications	37
2-18	VIDPWRGD DC Specifications	37
2-19		
2-20	· · · · · · · · · · · · · · · · · · ·	38
2-21	GTL+ Asynchronous and AGTL+ Asynchronous Signal Group DC Specifications	39
2-22	SMBus Signal Group DC Specifications	39
2-23	AGTL+ Bus Voltage Definitions	40
3-1	Processor Loading Specifications	45
3-2	Package Handling Guidelines	46
3-3	Processor Materials	
4-1	Pin Listing by Pin Name	
4-2	Pin Listing by Pin Number	
5-1	Signal Definitions	
6-1	Dual-Core Intel® Xeon® Processor 7100 Series Thermal Specifications	
6-2	150W Dual-Core Intel® Xeon® Processor 7100 Series Thermal Profile	
6-3	95W Dual-Core Intel® Xeon® Processor 7100 Series Thermal Profile	
7-1	Power-On Configuration Option Pins	
7-2	Thermal Sensor SMBus Addressing	89



7-3	Memory Device SMBus Addressing	89
7-4	Read Byte SMBus Packet	90
7-5	Write Byte SMBus Packet	90
7-6	Processor Information ROM Data Sections	91
7-7	128 Byte ROM Checksum Values	
7-8	Write Byte SMBus Packet	111
7-9	Read Byte SMBus Packet	
7-10	Send Byte SMBus Packet	111
7-11	Receive Byte SMBus Packet	111
7-12	ARA SMBus Packet	111
7-13	SMBus Thermal Sensor Command Byte Bit Assignments	112
7-14	Thermal Value Register Encoding	113
7-15	SMBus Thermal Sensor Status Register 1	114
7-16	SMBus Thermal Sensor Status Register 2	114
7-17	SMBus Thermal Sensor Configuration Register	114
7-18	SMBus Thermal Sensor Conversion Rate Register	115



Revision History

Document Number	Revision Number	Description	Release Date
314553	001	Initial Release	August 2006
314553	002	Added 3.5GHz at 667 ratio Updated Processor Mixing	September 2006







Features

- Available at 3.4, 3.33, 3.2, 3.16, 3.0, 2.6 or 2.5 GHz
- 65 nm process technology
- Binary compatible with application running on previous members of Intel's IA-32 microprocessor line
- Intel® 64 architecture
- Intel NetBurst® microarchitecture
- Hyper-Threading Technology
- Hardware support for multithreaded applications
- Rapid Execution Engine: Arithmetic Logic Units (ALUs) run at twice the processor core frequency
- Hyper Pipelined Technology
- Advanced Dynamic Execution
- Very deep out-of-order execution
- Enhanced branch prediction
- Intel® Virtualization Technology
- Execute Disable Bit
- System Management mode

- Machine Check Architecture (MCA)
- Includes 16-KB Level 1 (L1) data cache
- 2 MB Advanced Transfer Cache (On-die, full speed Level 2 (L2) Cache) with 8-way associativity and Error Correcting Code (ECC)
- Up to 16MB Level 3 (L3) Cache with 16-way associativity and Error Correcting Code (ECC)
- Intel® Cache Safe Technology
- Fast 667 or 800 MHz system bus with Error Correcting Code (ECC)
- Enables system support of up to 64 GB of physical memory
- Demand Based Switching (DBS) with Enhanced Intel SpeedStep® Technology
- Enhanced thermal and power management capabilities:
 - Thermal Monitor (TM1)
 - Thermal Monitor 2 (TM2)
- 144 Streaming SIMD Extensions 2 (SSE2) instructions
- 13 Streaming SIMD Extensions 3 (SSE3) instructions
- Enhanced floating-point and multimedia unit for enhanced video, audio, encryption, and 3D performance

The Dual-Core Intel® Xeon® processor 7100 series is designed for high-performance multi-processor server applications for mid-tier enterprise serving and server consolidation. Based on the Intel NetBurst® microarchitecture and the new Hyper-Threading Technology, it is binary compatible with pervious Intel Architecture (IA-32) processors. The addition of Intel® 64 architecture provides 64-bit computing and 40-bit addressing provides up to 1 Terabyte of direct memory addressability. The Dual-Core Intel Xeon processor 7100 series is scalable to four processors and beyond in a multiprocessor system providing exceptional performance for applications running on advanced operating systems such as Microsoft Windows* 2003 server, and Linux* operating systems. The Dual-Core Intel Xeon processor 7100 series delivers compute power at unparalleled value and flexibility for internet infrastructure and departmental server applications, including application servers, databases, and business intelligence. The Intel NetBurst microarchitecture with Hyper-Threading Technology and Intel 64 architecture delivers outstanding performance and headroom from peak internet server workloads, resulting in faster response times, support for more users, and improved scalability.





1 Introduction

The Dual-Core Intel® Xeon® Processor 7100 Series, Processor Number 7150, 7140, 7130, 7120 and 7110 is a dual core product for multi-processor servers. The Dual-Core Intel Xeon processor 7100 series is a 64-bit server processor utilizing two physical Intel NetBurst® microarchitecture cores in one package. It maintains the tradition of compatibility with IA-32 software and includes features found in the Intel® Xeon® processor such as Hyper Pipelined Technology, a Rapid Execution Engine, and an Execution Trace Cache. Hyper Pipelined Technology includes a multi-stage pipeline, allowing the processor to reach much higher core frequencies. The 667 MTS (Mega Transfer per Seconds) front side bus is a guad-pumped bus running off a 166 MHz system clock making 5.3 GB per second data transfer rates possible. The 800 MTS front side bus (FSB) is a quad-pumped bus running off a 200 MHz system clock making 6.4 GB per second data transfer rates possible. The Execution Trace Cache is a level 1 (L1) cache that stores decoded micro-operations, which removes the decoder from the main execution path, thereby increasing performance. In addition, the Dual-Core Intel Xeon processor 7100 series includes the Intel® Extended Memory 64 Technology, providing additional address capability.

In addition, enhanced thermal and power management capabilities are implemented, including Thermal Monitor, Thermal Monitor 2 (TM2), and Enhanced Intel SpeedStep® technology. Thermal Monitor and Thermal Monitor 2 provide efficient and effective cooling in high temperature situations. Enhanced Intel SpeedStep technology allows trade-offs to be made between performance and power consumption. This may lower average power consumption (in conjunction with OS support).

The Dual-Core Intel Xeon processor 7100 series supports Hyper-Threading Technology. This feature allows a single, physical processor to function as two logical processors. While some execution resources such as caches, execution units, and buses are shared, each logical processor has its own architectural state with its own set of general-purpose registers, control registers to provide increased system responsiveness in multitasking environments, and headroom for next generation multi-threaded applications. More information on Hyper-Threading Technology can be found at http://www.intel.com/technology/hyperthread.

Support for Intel's Execute Disable Bit functionality has been added which can prevent certain classes of malicious "buffer overflow" attacks when combined with a supporting operating system. Execute Disable Bit allows the processor to classify areas in memory by where application code can execute and where it cannot. When a malicious worm attempts to insert code in the buffer, the processor disables code execution, preventing damage or worm propagation.

Other features within the Intel NetBurst microarchitecture include Advanced Dynamic Execution, Advanced Transfer Cache, enhanced floating point and multi-media unit, and Streaming SIMD Extensions 2 (SSE2). The Advanced Dynamic Execution improves speculative execution and branch prediction internal to the processor. The Advanced Transfer Cache is a 2 MB total on-die level 2 (L2) cache, organized as 1 MB dedicated per core. The floating point and multi-media units include 128-bit wide registers and a separate register for data movement. SSE2 instructions provide highly efficient double-precision floating point, SIMD integer, and memory management operations. In addition, Streaming SIMD Extensions 3 (SSE3) instructions have been added to further extend the capabilities of Intel processor technology. Other processor enhancements include core frequency improvements and microarchitectural improvements.



The Dual-Core Intel Xeon processor 7100 series processor supports Intel® 64 as an enhancement to Intel's IA-32 architecture. This enhancement allows the processor to execute operating systems and applications written to take advantage of the 64-bit extension technology. Further details can be found in the 64-bit Extension Technology Software Developer's Guide at http://developer.intel.com/technology/64bitextensions/.

Dual-Core Intel Xeon processor 7100 series are intended for high performance multiprocessor server systems with support for up to two processors on a 667 or 800 MTS FSB. Dual-Core Intel Xeon processor 7100 series will be available with 4 MB, 8 MB or 16 MB of on-die level 3 (L3) cache. All versions of the Dual-Core Intel Xeon processor 7100 series will include manageability features. Components of the manageability features include an OEM EEPROM and Processor Information ROM which are accessed through an SMBus interface and contain information relevant to the particular processor and system in which it is installed.

Table 1-1. Features of the Dual-Core Intel® Xeon® Processor 7100 Series

	# of Supported Symmetric Agents Per FSB	L2 Advanced Transfer Cache ¹	Integrated L3 Cache ²	FSB Frequency
Dual-Core Intel® Xeon® Processor 7100 Series	1 - 2	2 MB total (1 MB per core)	4 MB, 8 MB or 16 MB	667 or 800 MTS

Notes:

- Total accessible size of L2 caches may vary by one cache line pair (128 bytes) per core, depending on usage and operating environment.
- Total accessible size of the L3 cache may vary by up to thirty-two (32) cache lines (64 bytes per line), depending on usage and operating environment.

The Dual-Core Intel Xeon processor 7100 series is packaged in a 604-pin Flip-Chip Micro Pin Grid Array (FC-mPGA6) package and utilizes a surface-mount Zero Insertion Force (ZIF) mPGA604 socket. The Dual-Core Intel Xeon processor 7100 series supports 40-bit addressing, data bus ECC protection (single-bit error correction with double-bit error detection), and the bus protocol addition of the Deferred Phase.

The Dual-Core Intel Xeon processor 7100 series uses a scalable system bus protocol referred to as the "front side bus" in this document. The front side bus utilizes a splittransaction, deferred reply and Deferred Phase protocol. The front side bus uses Source-Synchronous Transfer (SST) of address and data to improve performance. The processor transfers data four times per bus clock (4X data transfer rate). Along with the 4X data bus, the address bus can deliver addresses two times per bus clock and is referred to as a 'double-clocked', 'double-pumped', or the 2X address bus. In addition, the Request Phase completes in one clock cycle. Working together, the 4X data bus and 2X address bus provide a data bus bandwidth of up to 5.3 GB (667 MTS) or 6.4 GB (800 MTS) per second. Finally, the front side bus is also used to deliver interrupts.

The Dual-Core Intel Xeon processor 7100 series supports a threshold-based mechanism for enhanced cache error reporting (IA32_MCG_CAP[11] = 1). Intel recommends that fault prediction handlers rely on this mechanism to assess processor cache health. Please refer to the IA-32 Intel® Architecture Software Developer's Manual, Volume 3A for more detailed information. Please note that the Dual-Core Intel Xeon processor 7100 series does not support the newly added overwrite rules.



1.1 Terminology

A '#' symbol after a signal name refers to an active low signal, indicating that a signal is in the asserted state when driven to a low level. For example, when RESET# is low (i.e. when RESET# is asserted), a reset has been requested. Conversely, when NMI is high (i.e. when NMI is asserted), a nonmaskable interrupt request has occurred. In the case of signals where the name does not imply an active state but describes part of a binary sequence (such as address or data), the '#' symbol implies that the signal is inverted. For example, D[3:0] = 'HLHL' refers to a hex 'A', and D[3:0]# = 'LHLH' also refers to a hex 'A' (H= High logic level, L= Low logic level).

"Front side bus" refers to the interface between the processor, system core logic (i.e. the chipset components), and other bus agents. The front side bus supports multiprocessing and cache coherency. For this document, "front side bus" is used as the generic term for the "Dual-Core Intel Xeon processor 7100 series system bus".

Commonly used terms are explained here for clarification:

- Enhanced Intel SpeedStep Technology Enhanced Intel SpeedStep
 Technology is the next generation implementation of the Geyserville technology
 which extends power management capabilities of servers.
- **FC-mPGA6** The Dual-Core Intel Xeon processor 7100 series is available in a Flip-Chip Micro Pin Grid Array 6 package, consisting of a processor core mounted on a pinned substrate with an integrated heat spreader (IHS). This packaging technology employs a 1.27 mm [0.05 in] pitch for the substrate pins.
- Front Side Bus (FSB) The electrical interface that connects the processor to the chipset. Also referred to as the processor system bus or the system bus. All memory and I/O transactions as well as interrupt messages pass between the processor and chipset over the FSB.
- **Functional Operation** Refers to the normal operating conditions in which all processor specifications, including DC, AC, system bus, signal quality, mechanical, and thermal, are satisfied.
- **Integrated Heat Spreader (IHS)** A component of the processor package used to enhance the thermal performance of the package. Component thermal solutions interface with the processor at the IHS surface.
- mPGA604 The Dual-Core Intel Xeon processor 7100 series processor mates with the system board through this surface mount, 604-pin, zero insertion force (ZIF) socket.
- **OEM** Original Equipment Manufacturer.
- **Processor core** The processor's execution engine. All AC timing and signal integrity specifications are to the pads of the processor core.
- Processor Information ROM (PIROM) A memory device located on the processor and accessible via the System Management Bus (SMBus) which contains information regarding the processor's features. This device is shared with the Scratch EEPROM, is programmed during manufacturing, and is write-protected.
- Scratch EEPROM (Electrically Erasable, Programmable Read-Only Memory)
 A memory device located on the processor and addressable via the SMBus which can be used by the OEM to store information useful for system management.
- **SMBus** System Management Bus. A two-wire interface through which simple system and power management related devices can communicate with the rest of the system. It is based on the principals of the operation of the I²C* two-wire serial bus from Phillips Semiconductor.



 $\rm I^2C$ is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the $\rm I^2C$ bus/protocol and was developed by Intel. Implementations of the $\rm I^2C$ bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

- **Storage Conditions** Refers to a non-operational state. The processor may be installed in a platform, in a tray, or loose. Processors may be sealed in packaging or exposed to free air. Under these conditions, processor pins should not be connected to any supply voltages, have any I/Os biased, or receive any clocks.
- **Symmetric Agent** A symmetric agent is a processor which shares the same I/O subsystem and memory array, and runs the same operating system as another processor in a system. Systems using symmetric agents are known as Symmetric MultiProcessing (SMP) systems. Dual-Core Intel Xeon processor 7100 series processors should only be used in SMP systems which have two or fewer symmetric agents per front side bus.
- **Dual-Core Intel Xeon processor 7100 series** The entire product, including processor core substrate and integrated heat spreader (IHS).

1.2 References

Material and concepts available in the following documents may be beneficial when reading this document:

Document	Intel Order Number	Notes
AP-485, Intel® Processor Identification and the CPUID Instruction	241618	4
IA-32 Intel® Architecture Software Developer's Manual Volume 1: Basic Architecture Volume 2A: Instruction Set Reference, A-M	253665 253666	4
 Volume 2B: Instruction Set Reference, N-Z Volume 3A: System Programming Guide Volume 3B: System Programming Guide 	253667 253668 253669	
IA-32 Intel® Architecture Software Developer's Manual Documentation Changes	252046	4
IA-32 Intel® Architecture Optimization Reference Manual	248966	4
Intel® Extended Memory 64 Technology Software Developer's Manual Volume 1 Volume 2	300834 300835	4
IA-32 Intel® Architecture and Intel® Extended Memory 64 Technology Software Developer's Manual Documentation Changes	252046	4
Dual-Core Intel® Xeon® Processor 7100 Series Specification Update	314554	4
Dual-Core Intel® Xeon® Processor 7100 Series Boundary Scan Descriptive Language (BSDL) Files		4
Dual-Core Intel® Xeon® Processor 7100 Series Thermal/Mechanical Design Guidelines	314555	4
Dual-Core Intel® Xeon® Processor 7100 Series Thermal Test Vehicle and Cooling Solution Thermal Models		4
64-bit Intel® Xeon® Processor MP with up to 8MB L3 Cache Cooling Solution Mechanical Models		1
64-bit Intel® Xeon® Processor MP with up to 8MB L3 Cache Mechanical Models		2
Cedar Mill Processor Family BIOS Writer's Guide (BWG)		3
eXtended Debug Port: Debug Port Design Guide for MP Platforms		3
mPGA604 Socket Design Guidelines	254239	4



Document	Intel Order Number	Notes
Vcc Voltage Regulator Module (VRM) and Enterprise Voltage Regulator Down (EVRD) 10.2 Design Guidelines	306760	4
VRM 9.1 DC-DC Converter Design Guidelines	306826	4
ATX/ATX12V Power Supply Design Guidelines		5
MPS Power Supply: A Server System Infrastructure (SSI) Specification For Midrange Chassis Power Supplies		6
System Management Bus (SMBus) Specification		7

- The Dual-Core Intel® Xeon® Processor 7100 Series utilizes the 64-bit Intel® Xeon® Processor MP with up to 8MB L3 Cache Cooling Solution Mechanical Models in ProE* and IGES format which are available electronically.
- The Dual-Core Intel® Xeon® Processor 7100 Series utilizes the 64-bit Intel® Xeon® Processor MP with up to 8MB L3 Cache Mechanical Models in ProE* and IGES formats which are available electronically. Contact your Intel representative to receive the latest revisions of these documents.
- This collateral is available publicly at http://developer.intel.com.
- This document is available at http://www.formfactors.org.
- This document is available at http://www.ssiforum.org. This document is available at http://www.smbus.org.

1.3 **State of Data**

The data contained within this document is subject to change. It is the most accurate information available by the publication date of this document. For processor stepping info, refer to the Dual-Core Intel® Xeon® Processor 7100 Series Specification Update.



Introduction





2 Electrical Specifications

2.1 Front Side Bus and GTLREF


Most Dual-Core Intel® Xeon® Processor 7100 Series processor front side bus (FSB) signals use Assisted Gunning Transceiver Logic (AGTL+) signaling technology. This technology provides improved noise margins and reduced ringing through low voltage swings and controlled edge rates. AGTL+ buffers are open-drain and require pull-up resistors to provide the high logic level and termination. AGTL+ output buffers differ from GTL+ buffers with the addition of an active pMOS pull-up transistor to "assist" the pull-up resistors during the first clock of a low-to-high voltage transition. Platforms implement a termination voltage level for AGTL+ signals defined as V_{TT} . Because platforms implement separate power planes for each processor, separate V_{CC} and V_{TT} supplies are necessary. This configuration allows for improved noise tolerance as processor frequency increases. Speed enhancements to data and address busses have caused signal integrity considerations and platform design methods to become even more critical than with previous processor families. Design guidelines for the processor front side bus are detailed in the appropriate platform design guides (refer to Section 1.2).

The AGTL+ inputs require a reference voltage (GTLREF) which is used by the receivers to determine if a signal is a logical 0 or a logical 1. GTLREF must be generated on the motherboard (see Table 2-23 for GTLREF specifications). Please refer to the appropriate platform design guidelines for details. Termination resistors (R_{TT}) for AGTL+ signals are provided on the processor silicon and are terminated to V_{TT} . The on-die termination resistors are a selectable feature and can be enabled or disabled via the ODTEN signal. For end bus agents, on-die termination resistors are enabled to control reflections on the transmission line. For the middle bus agent, on-die termination R_{TT} resistors must be disabled. Intel chipsets will also provide on-termination, thus eliminating the need to terminate the bus on the motherboard for most AGTL+ signals. Processor wired-OR signals may also include additional on-die resistors ($R_{\rm L}$) to further ensure proper noise margin and signal integrity. $R_{\rm L}$ is not configurable and is always enabled for these signals. See Table 2-7 for a list of these signals.

Figure 2-1 illustrates the active on-die termination.



Figure 2-1. On-Die Front Side Bus Termination



Some AGTL+ signals do not include on-die termination (R_{TT}) and must be terminated on the motherboard. See Table 2-7 for details regarding these signals.

2.1.1 Front Side Bus Clock and Processor Clocking

BCLK[1:0] directly controls the front side bus interface speed as well as the core frequency of the processor. The Dual-Core Intel® Xeon® Processor 7100 Series processor core frequency is a multiple of the BCLK[1:0] frequency. The processor bus ratio multiplier will be set at its default ratio during manufacturing. The default setting generates the maximum speed for the processor. It is possible to override this setting using software. Refer to the *Cedar Mill Processor Family BIOS Writer's Guide* for details. This will permit operation at a speed lower than the processor's tested frequency.

The processor core frequency is configured during reset by using values stored internally during manufacturing. The stored values set the highest bus fraction at which the particular processor can operate. If lower speeds are desired, the appropriate bus ratio multiplier can be configured by driving the A[21:16]# pins at reset. For details of operation at core frequencies lower than the maximum rated processor speed, refer to the *Cedar Mill Processor Family BIOS Writer's Guide*.

The bus ratio multipliers supported are shown in Table 2-1 and Table 2-2. Other combinations will not be validated or supported by Intel. For a given processor, only the ratios which result in a core frequency equal to or less than the frequency marked on the processor are supported.

Table 2-1. 166 MHz Core Frequency to Front Side Bus Multiplier Configuration (Sheet 1 of 2)

Core Frequency to Front Side Bus Multiplier	Core Frequency (166 MHz)	A21#	A20#	A19#	A18#	A17#	A16#
1/15	2.5 GHz	Н	Н	L	L	L	L
1/18	3 GHz	Н	L	Н	Н	L	Н



Table 2-1. 166 MHz Core Frequency to Front Side Bus Multiplier Configuration (Sheet 2 of 2)

Core Frequency to Front Side Bus Multiplier	Core Frequency (166 MHz)	A21#	A20#	A19#	A18#	A17#	A16#
1/19	3.16 GHz	Н	L	Н	Н	L	L
1/20	3.33 GHz	Н	L	Н	L	Н	Н
1/21	3.50 GHz	Н	L	Н	L	Н	L

Notes:

- Individual processors operate only at or below the frequency marked on the package.
- 2. Listed frequencies are not necessarily committed production frequencies.
- 3. For valid core frequencies of the processor, refer to the *Dual-Core Intel*® *Xeon*® *Processor 7100 Series Specification Update*.
- As described in Section 1.1, "H" refers to a high logic level (i.e. signal asserted) and "L" refers to a low logic level (i.e. signal deasserted).

Table 2-2. 200 MHz Core Frequency to Front Side Bus Multiplier Configuration

Core Frequency to Front Side Bus Multiplier	Core Frequency (200MHz)	A21#	A20#	A19#	A18#	A17#	A16#
1/13	2.6 GHz	Н	Н	L	L	Н	L
1/15	3 GHz	Н	Н	L	L	L	L
1/16	3.20 GHz	Н	L	Н	Н	Н	Н
1/17	3.40 GHz	Н	L	Н	Н	Н	L

Notes:

- Individual processors operate only at or below the frequency marked on the package.
- 2. Listed frequencies are not necessarily committed production frequencies.
- 3. For valid core frequencies of the processor, refer to the *Dual-Core Intel*® *Xeon*® *Processor 7100 Series Specification Update*.
- 4. As described in Section 1.1, "H" refers to a high logic level (i.e. signal asserted) and "L" refers to a low logic level (i.e. signal deasserted).

The Dual-Core Intel Xeon processor 7100 series uses a differential clocking implementation. For more information on the Dual-Core Intel Xeon processor 7100 series clocking, refer to the appropriate clock driver design guidelines.

2.1.2 Front Side Bus Clock Select (BSEL[1:0])

The BSEL[1:0] signals are used to select the frequency of the processor input clock (BCLK[1:0]). Table 2-3 defines the possible combinations of the signals and the frequency associated with each combination. The required frequency is determined by the processor, chipset, and clock synthesizer. All processors must operate at the same front side bus frequency.

The Dual-Core Intel Xeon processor 7100 series operates at a 667 MTS or 800 MTS front side bus frequency (selected by a 166 MHz or 200 MHz BCLK[1:0] frequency). Individual processors operate at the front side bus frequency specified by BSEL[1:0].

For more information about these pins, refer to Section 5.1 and the appropriate platform design guide.



BSEL[1:0] Frequency Table for BCLK[1:0] **Table 2-3.**

BSEL1	BSEL0	Function
0	0	RESERVED
0	1	RESERVED
1	0	200 MHz
1	1	166 MHz

Phase Lock Loop (PLL) Power and Filter 2.1.3


V_{CCA}, V_{CCIOPLL}, and V_{CCA CACHE} are power sources required by the PLL clock generators on the Dual-Core Intel Xeon processor 7100 series. These are analog PLLs and they require low noise power supplies for minimum jitter. These supplies must be low pass filtered from V_{TT}.

The AC low-pass requirements, with input at V_{TT} , are as follows:

- < 0.2 dB gain in pass band
- < 0.5 dB attenuation in pass band < 1 Hz
- > 34 dB attenuation from 1 MHz to 66 MHz
- > 28 dB attenuation from 66 MHz to core frequency

The filter requirements are illustrated in Figure 2-2. For recommendations on implementing the filter, refer to the appropriate platform design guide.

Figure 2-2. Phase Lock Loop (PLL) Filter Requirements



- Diagram not to scale. No specification for frequencies beyond f_{core} (core frequency).



- 3. f_{peak}, if existent, should be less than 0.05 MHz.
- 4. f_{core} represents the maximum core frequency supported by the platform.

2.2 Voltage Identification (VID)

The VID[5:0] pins supply the encodings that determine the voltage to be supplied by the V_{CC} (the core voltage for the Dual-Core Intel Xeon processor 7100 series) voltage regulator. The VID specification for the Dual-Core Intel Xeon processor 7100 series is defined by the *Vcc Voltage Regulator Module (VRM) and Enterprise Voltage Regulator Down (EVRD) 10.2 Design Guidelines*. The voltage set by the VID signals is the maximum V_{CC} voltage allowed by the processor. VID signals are open drain outputs, which must be pulled up to V_{TT} . Please refer to Table 2-17 for the DC specifications for these signals. A minimum V_{CC} voltage is provided in Table 2-10 and changes with frequency. This allows processors running at a higher frequency to have a relaxed minimum V_{CC} voltage specification. The specifications have been set such that one voltage regulator can work with all supported frequencies.

Individual processor VID values may be calibrated during manufacturing such that two devices at the same core speed may have different default VID settings. Furthermore, any Dual-Core Intel® Xeon® Processor 7100 Series processor, even those on the same processor front side bus, can drive different VID settings during normal operation.

The Dual-Core Intel Xeon processor 7100 series uses six voltage identification pins, VID[5:0], to support automatic selection of power supply voltages. Table 2-4 specifies the voltage level corresponding to the state of VID[5:0]. A '1' in this table refers to a high voltage level and a '0' refers to a low voltage level. If the processor socket is empty (i.e. VID[5:0] = x11111), or the voltage regulation circuit cannot supply the voltage that is requested, the processor's voltage regulator must disable itself. See the *Vcc Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD)* 10.2 Design Guidelines for more details.

The Dual-Core Intel Xeon processor 7100 series provides the ability to operate while transitioning to an adjacent VID and its associated processor core voltage (V_{CC}). This will represent a DC shift in the load line. It should be noted that a low-to-high or high-to-low voltage state change may result in as many VID transitions as necessary to reach the target core voltage. Transitions above the specified VID are not permitted. Table 2-10 includes VID step sizes and DC shift ranges. Minimum and maximum voltages must be maintained as shown in Table 2-11 and Figure 2-4.

The VRM or VRD utilized must be capable of regulating its output to the value defined by the new VID. DC specifications for VID transitions are included in Table 2-10 and Table 2-11. Please refer to the *Vcc Voltage Regulator Module (VRM) and Enterprise Voltage Regulator-Down (EVRD) 10.2 Design Guidelines* for further details.

Power source characteristics must be guaranteed to be stable whenever the supply to the voltage regulator is stable.



Table 2-4. Voltage Identification (VID) Definition

VID5	VID4	VID3	VID2	VID1	VID0	VID (V)	VID5	VID4	VID3	VID2	VID1	VID0	VID (V)
						VID (V)							
0	0	1	0	1	0	0.8375	0	1	1	0	1	0	1.2125
1	0	1	0	0	1	0.8500	1	1	1	0	0	1	1.2250
0	0	1	0	0	1	0.8625	0	1	1	0	0	1	1.2375
1	0	1	0	0	0	0.8750	1	1	1	0	0	0	1.2500
0	0	1	0	0	0	0.8875	0	1	1	0	0	0	1.2625
1	0	0	1	1	1	0.9000	1	1	0	1	1	1	1.2750
0	0	0	1	1	1	0.9125	0	1	0	1	1	1	1.2875
1	0	0	1	1	0	0.9250	1	1	0	1	1	0	1.3000
0	0	0	1	1	0	0.9375	0	1	0	1	1	0	1.3125
1	0	0	1	0	1	0.9500	1	1	0	1	0	1	1.3250
0	0	0	1	0	1	0.9625	0	1	0	1	0	1	1.3375
1	0	0	1	0	0	0.9750	1	1	0	1	0	0	1.3500
0	0	0	1	0	0	0.9875	0	1	0	1	0	0	1.3625
1	0	0	0	1	1	1.0000	1	1	0	0	1	1	1.3750
0	0	0	0	1	1	1.0125	0	1	0	0	1	1	1.3875
1	0	0	0	1	0	1.0250	1	1	0	0	1	0	1.4000
0	0	0	0	1	0	1.0375	0	1	0	0	1	0	1.4125
1	0	0	0	0	1	1.0500	1	1	0	0	0	1	1.4250
0	0	0	0	0	1	1.0625	0	1	0	0	0	1	1.4375
1	0	0	0	0	0	1.0750	1	1	0	0	0	0	1.4500
0	0	0	0	0	0	1.0875	0	1	0	0	0	0	1.4625
1	1	1	1	1	1	VRM off	1	0	1	1	1	1	1.4750
0	1	1	1	1	1	VRM off	0	0	1	1	1	1	1.4875
1	1	1	1	1	0	1.1000	1	0	1	1	1	0	1.5000
0	1	1	1	1	0	1.1125	0	0	1	1	1	0	1.5125
1	1	1	1	0	1	1.1250	1	0	1	1	0	1	1.5250
0	1	1	1	0	1	1.1375	0	0	1	1	0	1	1.5375
1	1	1	1	0	0	1.1500	1	0	1	1	0	0	1.5500
0	1	1	1	0	0	1.1625	0	0	1	1	0	0	1.5625
1	1	1	0	1	1	1.1750	1	0	1	0	1	1	1.5750
0	1	1	0	1	1	1.1875	0	0	1	0	1	1	1.5875
1	1	1	0	1	0	1.2000	1	0	1	0	1	0	1.6000

2.3 Cache Voltage Identification (CVID)

The CVID[3:0] pins supply the encodings that determine the voltage to be supplied by the V_{CACHE} (the L3 cache voltage for the Dual-Core Intel Xeon processor 7100 series) voltage regulator. The CVID specification for the Dual-Core Intel Xeon processor 7100



series is defined by the VRM 9.1 DC-DC Converter Design Guidelines. The voltage set by the CVID pins is the maximum V_{CACHE} voltage allowed by the processor. A minimum V_{CACHE} voltage is provided in Table 2-10.

Dual-Core Intel Xeon processor 7100 series with the same front side bus frequency, internal cache sizes, and stepping will have consistent CVID values.

The Dual-Core Intel Xeon processor 7100 series uses four voltage identification pins (CVID[3:0]) to support automatic selection of power supply voltages. Table 2-5 specifies the voltage level corresponding to the state of CVID[3:0]. A '1' in this table refers to a high voltage level and a '0' refers to a low voltage level. If the processor socket is empty (in a single processor per regulator design), or if both processor sockets are empty (in a two processors per regulator design), or the voltage regulation circuit cannot supply the voltage that is requested, the processor's voltage regulator must disable itself. See the *VRM 9.1 DC-DC Converter Design Guidelines* for more details.

Table 2-5. Cache Voltage Identification (CVID) Definition

CVID3	CVID2	CVID1	CVID0	CVID (V)
1	1	1	1	Off
1	1	1	0	1.100
1	1	0	1	1.125
1	1	0	0	1.150
1	0	1	1	1.175
1	0	1	0	1.200
1	0	0	1	1.225
1	0	0	0	1.250
0	1	1	1	1.275
0	1	1	0	1.300
0	1	0	1	1.325
0	1	0	0	1.350
0	0	1	1	1.375
0	0	1	0	1.400
0	0	0	1	1.425
0	0	0	0	1.450

Vote: The voltage regulator will have a fifth VID input and, for VRM 10.2-compliant regulators, a sixth VID input as well. The extra input(s) should be tied to a high voltage on the motherboard for correct operation. Refer to the appropriate platform design guide for further implementation details.

2.4 Reserved, Unused, and TESTHI Pins

All RESERVED pins must be left unconnected. Connection of these pins to V_{CC} , V_{SS} , or to any other signal (including each other) can result in component malfunction or incompatibility with future processors. See Section 5 for a pin listing for the processor and the location of all RESERVED pins.

For reliable operation, always terminate unused inputs or bidirectional signals to their respective deasserted states. On-die termination has been included on the Dual-Core Intel Xeon processor 7100 series to allow signals to be terminated within the processor



silicon. Most unused AGTL+ inputs may be left as no-connects since AGTL+ termination is provided on the processor silicon. See Table 2-7 for details on AGTL+ signals that do not include on-die termination. Unused active-high inputs should be connected through a resistor to ground (V_{SS}). Unused outputs may be left unconnected. However, this may interfere with some TAP functions, complicate debug probing, and prevent boundary scan testing. A resistor must be used when tying bidirectional signals to power or ground. When tying any signal to power or ground, a resistor will also allow for system testability. For unused AGTL+ input or I/O signals, use pull-up resistors of the same value as the on-die termination resistors (R_{TT}). See Table 2-15.

Most TAP signals, GTL+ asynchronous inputs, and GTL+ asynchronous outputs do not include on-die termination (see Table 2-7 for those signals which do not have on-die termination). Inputs and used outputs must be terminated on the system board. Unused outputs may be terminated on the system board or left connected. Note that leaving unused outputs unterminated may interfere with some TAP functions, complicate debug probing, and prevent boundary scan testing. Signal termination for these signal types is discussed in the appropriate platform design guide and the appropriate debug port design guide.

Don't Care pins are pins on the processor package that are not connected to the processor die. These pins can be connected on the motherboard in any way necessary for compatible motherboard designs to support other processor versions.

The TESTHI pins should be tied to V_{TT} using a matched resistor, where a matched resistor has a resistance value within +/-20% of the impedance of the board transmission line traces. For example, if the trace impedance is 50 Ω , then a value between 40 Ω and 60 Ω is required.

The TESTHI pins may use individual pull-up resistors or be grouped together as detailed below. Please note that utilization of boundary scan test will not be functional if pins are connected together. A matched resistor should be used for each group:

- TESTHI[3:0]
- TESTHI[6:5]
- TESTHI4 --- cannot be grouped with other TESTHI signals

2.5 Mixing Processors

Intel supports and validates multi-processor configurations in which all processors operate with the same front side bus frequency, core frequency and internal cache sizes. Mixing processors operating at different internal clock frequencies is not supported and will not be validated by Intel. Intel does not support or validate operation of processors with different cache sizes. Mixing different processor steppings but the same model (as per the CPUID instruction) is supported. Details on CPUID are provided in the *Cedar Mill Processor Family BIOS Writer's Guide* document and the *Intel*® *Processor Identification and the CPUID Instruction* application note.

The Dual-Core Intel Xeon processor 7100 series does not support mixing of the 7110, 7120, 7130 or 7140 Processor Numbers. The Dual-Core Intel Xeon processor 7100 series does support mixing of the 7150 and 7140 Processor Numbers.

2.6 Front Side Bus Signal Groups

The front side bus signals are grouped by buffer type as listed in Table 2-6. The buffer type indicates which AC and DC specifications apply to the signals. AGTL+ input signals have differential input buffers that use GTLREF as a reference level. In this document,



the term "AGTL+ Input" refers to the AGTL+ input group as well as the AGTL+ I/O group when receiving. Similarly, "AGTL+ Output" refers to the AGTL+ output group as well as the AGTL+ I/O group when driving. AGTL+ asynchronous outputs can become active anytime and include an active pMOS pull-up transistor to assist during the first clock of a low-to-high voltage transition.

Implementing a source synchronous data bus requires specifying two sets of timing parameters. One set is for common clock signals which are dependent upon the rising edge of BCLK0 (ADS#, HIT#, HITM#, etc.). The second set is for the source synchronous signals that are relative to their respective strobe lines (data and address) as well as the rising edge of BCLK0. Asynchronous signals are present (A20M#, IGNNE#, etc.) and can become active at any time during the clock cycle. Table 2-6 identifies signals as common clock, source synchronous, and asynchronous.

Table 2-6. Front Side Bus Pin Groups

Signal Group	Туре	Signals ¹			
AGTL+ Common Clock Input	Synchronous to BCLK[1:0]	BPRI#, BR[3:1]#, DEFER#, ID[7:0]#, IDS#, OOD#, RESET#, RS[2:0]#, RSP#, TRDY#			
AGTL+ Common Clock I/O	Synchronous to BCLK[1:0]	ADS#, AP[1:0]#, BINIT#, BNR#, BPM[5:0]#, BR0#, DBSY#, DP[3:0]#, DRDY#, HIT#, HITM#, LOCK#, MCERR#			
AGTL+ Source Synchronous I/	Synchronous to associated				
0	strobe	Signals Associated Strobe			
		REQ[4:0]#, ADSTB0# A[37:36,16:3]#			
		A[39:38,35:17]# ADSTB1#			
		D[15:0]#, DEP[1:0]#, DBIO# DSTBPO#, DSTBNO#			
		D[31:16]#, DEP[3:2]#, DBI1# DSTBP1#, DSTBN1#			
		D[47:32]#, DEP[5:4]#, DBI2# DSTBP2#, DSTBN2#			
		D[63:48]#, DEP[7:6]#, DBI3# DSTBN3#			
AGTL+ Strobe Input/Output	Synchronous to BCLK[1:0]	ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#			
AGTL+ Asynchronous Output	Asynchronous	FERR#/PBE#, IERR#, PROCHOT#			
GTL+ Asynchronous Input	Asynchronous	A20M#, FORCEPR#, IGNNE#, INIT#, LINTO/ INTR, LINT1/NMI, SMI#, STPCLK#			
GTL+ Asynchronous Output	Asynchronous	THERMTRIP#			
TAP Input	Synchronous to TCK	TCK, TDI, TMS			
TAP Input	Asynchronous	TRST#			
TAP Output	Synchronous to TCK	TDO			
Front Side Bus Clock Input	Clock	BCLK[1:0]			
SMBus	Synchronous to SM_CLK	SM_ALERT#, SM_CLK, SM_DAT, SM_EP_A[2:0], SM_TS_A[1:0], SM_WP			
Power/Other	Power/Other	BOOT_SELECT, BSEL[1:0], COMP0, CVID[3:0], GTLREF[3:0], ODTEN, PWRGOOD RESERVED, SKTOCC#, SM_VCC, TEST_BUS, TESTHI[6:0], V _{CACHE} , V _{CC} , V _{CCA} , V _{CC_CACHE_SENSE} , V _{CCIOPLL} , V _{CCPLL} , V _{CCSENSE} , VID[5:0], VIDPWRGD, V _{SS} , V _{SSA} , V _{SS_CACHE_SENSE} , V _{SSSENSE} , V _{TT} , VTTEN			



1. Refer to Section 5.1 for signal descriptions.

Table 2-7. Signal Description Table

Signals with R _{TT} ¹
A[39:3]#, ADS#, ADSTB[1:0]#, AP[1:0]#, BINIT#, BNR#, BOOT_SELECT ² , BPRI#, D[63:0]#, DBSY#, DEFER#, DEP[7:0]#, DP[3:0]#, DSTBN[3:0]#, DSTBP[3:0]#, HIT#, HITM#, ID[7:0]#, IDS#, LOCK#, MCERR#, OOD#, REQ[4:0]#, RS[2:0]#, RSP#, TRDY#
Signals with R _L
BINIT#, BNR#, HIT#, HITM#, MCERR#

Notes

- Signals not included in the "Signals with R_{TT}" list require termination on the baseboard. Please refer to Table 2-6 for the signal type and Table 2-17 to Table 2-22 for the corresponding DC specifications.
- 2. The BOOT_SELECT pin is not terminated to R_{TT} . It has a 500-5000 Ω internal pullup.

The ODTEN signals enables or disables R_{TT} . Those signals affected by ODTEN still present R_{TT} termination to the signal's pin when the processor is placed in tri-state mode.

Furthermore, the following signals are not affected when the processor is placed in tristate mode: BSEL[1:0], CVID[3:0], SKTOCC#, SM_ALERT#, SM_CLK, SM_DAT, SM_EP_A[2:0], SM_TS_A[1:0], SM_WP, TEST_BUS, TESTHI[6:0], VID[5:0], and VTTEN.

Table 2-8. Signal Reference Voltages

GTLREF	V _{TT} / 2
A20M#, A[39:3]#, ADS#, ADSTB[1:0]#, AP[1:0]#, BINIT#, BNR#, BPM[5:0]#, BPRI#, BR[3:0]#, D[63:0]#, DBI[3:0]#, DBSY#, DEFER#, DEP[7:0]#, DP[3:0]#, DRDY#, DSTBN[3:0]#, DSTBP[3:0]#, FORCEPR#, HIT#, HITM#, ID[7:0]#, IDS#, IGNNE#, INIT#, LINTO/INTR, LINT1/NMI, LOCK#, MCERR#, ODTEN, OOD#, REQ[4:0]#, RESET#, RS[2:0]#, RSP#, SMI#, STPCLK#, TRDY#	BOOT_SELECT, PWRGOOD ¹ , TCK ¹ , TDI ¹ , TMS ¹ , TRST# ¹ , VIDPWRGD

Notes

1. These signals also have hysteresis added to the reference voltage. See Table 2-20 for more information.

2.7 GTL+ Asynchronous and AGTL+ Asynchronous Signals

The Dual-Core Intel® Xeon® Processor 7100 Series processor does not utilize CMOS voltage levels on any signals that connect to the processor silicon. As a result, inputs signals such as A20M#, FORCEPR#, IGNNE#, INIT#, LINTO/INTR, LINT1/NMI, SMI#, and STPCLK# utilize GTL buffers. Legacy output THERMTRIP# utilizes a GTL+ output buffer. All of these asynchronous signals follow the same DC requirements as GTL+ signals; however, the outputs are not driven high (during the logical 0-to-1 transition) by the processor. FERR#/PBE#, IERR#, and PROCHOT# have now been defined as AGTL+ asynchronous signals as they include an active pMOS device. GTL+ asynchronous and AGTL+ asynchronous signals do not have setup or hold time specifications in relation to BCLK[1:0]. However, all of the GTL+ asynchronous and AGTL+ asynchronous signals are required to be asserted/deasserted for at least six BCLKs in order for the processor to recognize the proper signal state, except during power-on configuration. See Table 2-21 for the DC specifications for the GTL+ asynchronous and AGTL+ asynchronous signal groups.



2.8 Test Access Port (TAP) Connection

Due to the voltage levels supported by other components in the TAP logic, Intel recommends that the Dual-Core Intel® Xeon® Processor 7100 Series processor(s) be first in the TAP chain, followed by any other components within the system. Use of a translation buffer to connect to the rest of the chain is recommended unless one of the other components is capable of accepting an input of the appropriate voltage. Similar considerations must be made for TCK, TMS, TRST#, TDI, and TDO. Two copies of each signal may be required, each driving a different voltage level.

2.9 Maximum Ratings

Table 2-9 specifies absolute maximum and minimum ratings. Within functional operation limits, functionality and long-term reliability can be expected.

At conditions outside functional operation condition limits, but within absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. If a device is returned to conditions within functional operation limits after having been subjected to conditions outside these limits, but within the absolute maximum and minimum ratings, the device may be functional, but with its lifetime degraded depending on exposure to conditions exceeding the functional operation condition limits.

At conditions exceeding absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. Moreover, if a device is subjected to these conditions for any length of time then, when returned to conditions within the functional operating condition limits, it will either not function, or its reliability will be severely degraded.

Although the processor contains protective circuitry to resist damage from static electric discharge, precautions should always be taken to avoid high static voltages or electric fields.

Table 2-9.	Processor A	Absolute	Maximum	Ratings
-------------------	-------------	----------	---------	---------

Symbol	Parameter	Min	Max	Unit	Notes ^{1,2}
V _{CC}	Processor core supply voltage with respect to VSS	-0.3	1.55	V	
V _{CACHE}	Processor L3 cache voltage with respect to VSS	-0.3	1.55	V	
V _{TT}	Front side bus termination voltage with respect to VSS	-0.3	1.55	V	
T _{CASE}	Processor case temperature	See Section 6	See Section 6	°C	
T _{STORAGE}	Processor storage temperature	-40	85	°C	3, 4

- 1. For functional operation, all processor electrical, signal quality, mechanical, and thermal specifications must be satisfied.
- Overshoot and undershoot voltage guidelines for input, output, and I/O signals are outlined in Section 3. Excessive overshoot or undershoot on any signal will likely result in permanent damage to the processor.
- Storage temperature is applicable to storage conditions only. In this scenario, the processor must not
 receive a clock, and no pins can be connected to a voltage bias. Storage within these limits will not affect
 the long-term reliability of the device. For functional operation, please refer to the processor case
 temperature specifications.
- 4. This rating applies to the processor and does not include any packaging or trays.



2.10 Processor DC Specifications

The following notes apply:

- The processor DC specifications in this section are defined at the processor core silicon and not at the package pins unless noted otherwise.
- The notes associated with each parameter are part of the specification for that parameter.
- Unless otherwise noted, all specifications in the tables apply to all frequencies and cache sizes.
- Unless otherwise noted, all the specifications in the tables are based on estimates and simulations. These specifications will be updated with characterized data from silicon measurements at a later date.

See Section 5 for the pin signal definitions. Most of the signals on the processor front side bus are in the AGTL+ signal group. The DC specifications for these signals are listed in Table 2-19.

Table 2-10 through Table 2-22 list the DC specifications for the Dual-Core Intel® Xeon® Processor 7100 Series processor and are valid only while meeting specifications for case temperature, clock frequency, and input voltages.

2.10.1 Flexible Motherboard (FMB) Guidelines

The FMB guidelines are estimates of the maximum values that the Dual-Core Intel Xeon processor 7100 series processor will have over certain time periods. The values are only estimates as actual specifications for future processors may differ. The Dual-Core Intel Xeon processor 7100 series may or may not have specifications equal to the FMB value in the foreseeable future. System designers should meet the FMB values to ensure that their systems will be compatible with future releases of the Dual-Core Intel Xeon processor 7100 series.

Table 2-10. Voltage and Current Specifications (Sheet 1 of 2)

Symbol	Parameter	Core Freq	Min	Тур	Max	VID	Unit	Notes
VID Range	V _{CC} for processor core	All freq		Refer to Table 2-11		1.1000 - 1.3500	V	1,2,3, 4,5,7
VID Transition	VID step size during transition	All freq.				± 12.5	mV	18
	Total allowable DC load line shift from VID steps	All freq.				450	mV	19
CVID Range	V _{CC} for processor L3 cache	All freq.	Refer to Table 2-12 or Table 2-13			1.1000 - 1.3500	V	17
V _{TT}	FSB termination voltage (DC specification)	All freq.	1.176	1.20	1.224		V	11,12, 13
V _{TT}	FSB termination voltage (AC specification)	All freq.	1.140	1.20	1.260		V	11,12, 13,14
SM_VCC	SMBus supply voltage	All freq.	3.135	3.300	3.465		V	13
I _{CC}	I _{CC} for processor core	All freq			135		Α	7,10
I _{CC_TDC}	Core Thermal Design Current (TDC)	All freq			115		Α	20
I _{CACHE}	I _{CC} for processor L3 cache	All freq			40		Α	



Table 2-10. Voltage and Current Specifications (Sheet 2 of 2)


Symbol	Parameter	Core Freq	Min	Тур	Max	VID	Unit	Notes
I _{CACHE_TDC}	Cache Thermal Design Current (TDC)	All freq			35		А	
I _{TT}	FSB termination current	All freq.			4		Α	11,15
I _{TT}	FSB mid-agent current	All freq.			1.3		Α	11,16
I _{SM_VCC}	I _{CC} for SMBus supply	All freq.		100	122.5		mA	11
I _{SGnt_CORE}	I _{CC} Stop-Grant Core	All freq.			70		Α	6,9
I _{SGnt_CACHE}	I _{CC} Stop-Grant Cache	All freq.			35		Α	6,9
I _{TCC}	I _{CC} TCC active	All freq.			I _{CC}		Α	8
I _{CC VCCA}	I _{CC} for PLL pin	All freq.			60		mA	
I _{CC VCCIOPLL}	I _{CC} for I/O PLL pin	All freq.			60		mA	
I _{CC VCCA_CACHE}	I _{CC} for L3 cache PLL pin	All freq.			60		mA	
I _{CC GTLREF}	I _{CC} per GTLREF pin	All freq.			200		μΑ	

- These voltages and frequencies are targets only. A variable voltage source should exist on systems in the event that a different voltage is required. See Section 2.2 and Table 2-4 for more information.
- The voltage specification requirements are measured across the V_{CCSENSE} and V_{SSSENSE} pins using an oscilloscope set to a 100 MHz bandwidth and probes that are 1.5 pF maximum capacitance and 1 M Ω minimum impedance at the processor socket. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the scope probe.
- Refer to Table 2-11 for the minimum, typical, and maximum V_{CC} allowed for a given current. The processor should not be subjected to any V_{CC} and I_{CC} combination wherein V_{CC} exceeds V_{CC_MAX} for a given current. Moreover, V_{CC} should never exceed the VID voltage. Failure to adhere to this specification can shorten the processor lifetime. V_{CC_MIN} and V_{CC_MAX} are defined at the frequency's associated I_{CC_MAX} on the V_{CC} load line. The current specified is also for the HALT State.

- FMB is the Flexible Motherboard quideline. These quidelines are for estimation purposes only. See Section 2.10.1 for further details on FMB quidelines.
- 8. The maximum instantaneous current the processor will draw while the thermal control circuit (TCC) is active as indicated by the assertion of PROCHOT# is the same as the maximum I_{CC} for the processor.
- The core and cache portions of Stop-Grant current is specified at V_{CC} and V_{CACHE} max.
- Icc_Max specification is based on Vcc Maximum loadline. Refer to Figure 2-4 for details
- These parameters are based on design characterization and are not tested.
- V_{TT} must be provided via a separate voltage source and must not be connected to V_{CC} .
- These specifications are measured at the package pin. Baseboard bandwidth is limited to 20 MHz.
- This specification refers to a single processor with $R_{\mbox{\scriptsize TT}}$ enabled.
- This specification refers to a single processor with $R_{\mbox{\scriptsize TT}}$ disabled.
- The voltage specification requirements are measured across the $V_{CC_CACHE_SENSE}$ and $V_{SS_CACHE_SENSE}$ pins at the socket with a 100 MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1 M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the scope probe.
- 18. This specification represents the V_{CC} reduction due to each VID transition. See Section 2.2.
- This specification refers to the total reduction of the load line due to VID transitions below the specified VID.
- $I_{\text{CC }TDC}$ is the sustained (DC equivalent) current that the processor is capable of drawing indefinitely and should be used for the voltage regulator temperature assessment. The voltage regulator is responsible for monitoring its temperature and asserting the necessary signal to inform the processor of a thermal excursion. Please see the applicable design guidelines for further details. The processor is capable of drawing I_{CC_TDC} indefinitely. Refer to Figure 2-3 for further details on the average processor current draw over various time durations. This parameter is based on design characterization and is not tested.
- I_{CACHE_TDC} is the sustained (DC equivalent) current that the processor is capable of drawing indefinitely and should be used for the voltage regulator temperature assessment. The voltage regulator is responsible for monitoring its temperature and asserting the necessary signal to inform the processor of a thermal excursion. Please see the applicable design guidelines for further details. The processor is capable of drawing I_{CACHE TDC} indefinitely. This parameter is based on design characterization and is not tested.



Figure 2-3. Dual-Core Intel® Xeon® Processor 7100 Series Load Current vs. Time



- Notes: Processor or voltage regulator thermal protection circuitry should not trip for load currents greater than
- $I_{\text{CC_TDC}}.$ Not 100% tested. Specified by design characterization.




Table 2-11. V_{CC} Static and Transient Tolerance

I _{CC} [A]	V _{CC_MAX} [V]	V _{CC_TYP} [V]	V _{CC_MIN} [V]	Notes
0	VID - 0.000	VID - 0.020	VID - 0.040	1,2,3
5	VID - 0.006	VID - 0.026	VID - 0.046	1,2,3
10	VID - 0.013	VID - 0.033	VID - 0.053	1,2,3
15	VID - 0.019	VID - 0.039	VID - 0.059	1,2,3
20	VID - 0.025	VID - 0.045	VID - 0.065	1,2,3
25	VID - 0.031	VID - 0.051	VID - 0.071	1,2,3
30	VID - 0.038	VID - 0.058	VID - 0.078	1,2,3
35	VID - 0.044	VID - 0.064	VID - 0.084	1,2,3
40	VID - 0.050	VID - 0.070	VID - 0.090	1,2,3
45	VID - 0.056	VID - 0.076	VID - 0.096	1,2,3
50	VID - 0.063	VID - 0.083	VID - 0.103	1,2,3
55	VID - 0.069	VID - 0.089	VID - 0.109	1,2,3
60	VID - 0.075	VID - 0.095	VID - 0.115	1,2,3
65	VID - 0.081	VID - 0.101	VID - 0.121	1,2,3
70	VID - 0.087	VID - 0.108	VID - 0.128	1,2,3
75	VID - 0.094	VID - 0.114	VID - 0.134	1,2,3
80	VID - 0.100	VID - 0.120	VID - 0.140	1,2,3
85	VID - 0.106	VID - 0.126	VID - 0.146	1,2,3
90	VID - 0.113	VID - 0.133	VID - 0.153	1,2,3
95	VID - 0.119	VID - 0.139	VID - 0.159	1,2,3
100	VID - 0.125	VID - 0.145	VID - 0.165	1,2,3
105	VID - 0.131	VID - 0.151	VID - 0.171	1,2,3
110	VID - 0.138	VID - 0.158	VID - 0.178	1,2,3
115	VID - 0.144	VID - 0.164	VID - 0.184	1,2,3
120	VID - 0.150	VID - 0.170	VID - 0.190	1,2,3
125	VID - 0.156	VID - 0.176	VID - 0.196	1,2,3
130	VID - 0.163	VID - 0.183	VID - 0.203	1,2,3
135	VID - 0.169	VID - 0.189	VID - 0.209	1,2,3

- The V_{CC_MIN} and V_{CC_MAX} load lines represent static and transient limits. This table is intended to aid in reading discrete points on Figure 2-4. The load lines specify voltage limits at the die measured at the $V_{CCSENSE}$ and $V_{SSSENSE}$ pins. Voltage regulation feedback for voltage regulator circuits must be taken from processor V_{CC} and V_{SS} pins. Refer to the *Vcc Voltage Regulator Module (VRM) and Enterprise Voltage Regulator Down (EVRD) 10.2 Design Guidelines* for socket load line guidelines and VR implementation.







- The V_{CC_MIN} and V_{CC_MAX} load lines represent static and transient limits. Refer to Table 2-10 for processor VID information for V_{CC} . The load lines specify voltage limits at the die measured at the $V_{CCSENSE}$ and $V_{SSSENSE}$ pins. Voltage regulation feedback for voltage regulator circuits must be taken from processor V_{CC} and V_{SS} pins. Refer to the *Vcc Voltage Regulator Module (VRM)* and Enterprise Voltage Regulator Down (EVRD) 10.2 Design Guidelines for socket load line guidelines and VR implementation.




Table 2-12. V_{CACHE} Static and Transient Tolerance at the Die Sense Location

I _{CACHE} [A]	V _{CACHE_MAX} [V]	V _{CACHE_TYP} [V]	V _{CACHE_MIN} [V]	Notes
0	CVID - 0.000	CVID - 0.041	CVID - 0.082	1,2
5	CVID - 0.021	CVID - 0.065	CVID - 0.109	1,2
10	CVID - 0.043	CVID - 0.089	CVID - 0.136	1,2
15	CVID - 0.064	CVID - 0.113	CVID - 0.163	1,2
20	CVID - 0.085	CVID - 0.138	CVID - 0.190	1,2
25	CVID - 0.106	CVID - 0.162	CVID - 0.217	1,2
30	CVID - 0.128	CVID - 0.186	CVID - 0.244	1,2
35	CVID - 0.149	CVID - 0.210	CVID - 0.271	1,2
40	CVID - 0.170	CVID - 0.234	CVID - 0.298	1,2

- I_{CACHE} refers to the current drawn by a single Dual-Core Intel® Xeon® Processor 7100 Series cache. The V_{CACHE} MIN loadline assumes two Dual-Core Intel® Xeon® Processor 7100 Series caches are powered off one VRM and that the second cache is drawing $I_{\text{CACHE_MAX}} = 40$ A. $_{\text{VRM_MAX}}$ and $V_{\text{VRM_MIN}}$ are VRM voltage regulation requirements measured across the $V_{\text{CC_CACHE_SENSE}}$ and $V_{\text{SS_CACHE_SENSE}}$ pins at the socket.

Figure 2-5. V_{CACHE} Static and Transient Tolerance at the Die Sense Location



- *CACHE TETELS to the current drawn by a single Dual-Core Intel Xeon processor 7100 series cache. The VCACHE_MIN loadline assumes two Dual-Core Intel Xeon processor 7100 series caches are powered off one VRM and that the second cache is drawing $I_{CACHE_MAX} = 40A$. VRM_MAX and V_{VRM_MIN} are VRM voltage regulation requirements measured across the $V_{CC_CACHE_SENSE}$ and $V_{SS_CACHE_SENSE}$ pins at the socket.




Table 2-13. V_{CACHE} Static and Transient Tolerance at the Board

I _{CACHE} [A]	V _{CACHE_MAX} [V]	V _{CACHE_TYP} [V]	V _{CACHE_MIN} [V]	Notes
0	CVID - 0.000	CVID - 0.041	CVID - 0.082	1,2
5	CVID - 0.003	CVID - 0.044	CVID - 0.086	1,2
10	CVID - 0.006	CVID - 0.048	CVID - 0.090	1,2
15	CVID - 0.009	CVID - 0.051	CVID - 0.094	1,2
20	CVID - 0.011	CVID - 0.055	CVID - 0.098	1,2
25	CVID - 0.014	CVID - 0.058	CVID - 0.102	1,2
30	CVID - 0.017	CVID - 0.061	CVID - 0.106	1,2
35	CVID - 0.020	CVID - 0.065	CVID - 0.110	1,2
40	CVID - 0.023	CVID - 0.068	CVID - 0.114	1,2

- I_{CACHE} refers to the current drawn by a single Dual-Core Intel Xeon processor 7100 series cache. The V_{CACHE_MIN} loadline assumes two Dual-Core Intel Xeon processor 7100 series caches are powered off one VRM and that the second cache is drawing $I_{CACHE_MAX} = 40A$. V_{VRM_MAX} and V_{VRM_MIN} are VRM voltage regulation requirements measured at the power plane reference point (the VRM remote-sense point is on the system board, not at the socket.)

Figure 2-6. V_{CACHE} Static and Transient Tolerance at the Board



2.10.2 **V_{CC}** Overshoot Specification


The Dual-Core Intel Xeon processor 7100 series can tolerate short transient overshoot events where V_{CC} exceeds the VID voltage when transitioning from a high-to-low current load condition. This overshoot cannot exceed VID + V_{OS_MAX} . (V_{OS_MAX} is the maximum allowable overshoot above VID). These specifications apply to the processor die voltage as measured across the V_{CCSENSE} and V_{SSSENSE} pins.



Table 2-14. V_{CC} Overshoot Specification

Symbol	Parameter	Min	Max	Units	Figure	Notes
V _{OS_MAX}	Magnitude of V _{CC} overshoot above VID		0.025	V	2-7	
T _{OS_MAX}	Time duration of V _{CC} overshoot above VID		5	μs	2-7	

Figure 2-7. V_{CC} Overshoot Example Waveform



VCACHE Overshoot Specification 2.10.3

The Dual-Core Intel Xeon processor 7100 series can tolerate short transient overshoot events where V_{CACHE} exceeds the V_{CACHE} maximum loadline voltage when transitioning from a high-to-low current load condition. This overshoot cannot exceed $V_{CACHE\ MAX}$ + VOS_cache_MAX. (VOS_cache_MAX is the maximum allowable overshoot above V_{CACHE MAX} at the low current load). These specifications apply to the processor cache voltage as measured across the V_{CC CACHE SENSE} and V_{SS_CACHE_SENSE} pins.

Table 2-15. V_{CACHE} Overshoot Specification

Symbol	Symbol Parameter		Max	Units	Figure	Notes	
V _{OS_CACHE_MAX}	Magnitude of V _{CACHE} overshoot above V _{CACHE_MAX}		0.025	V	2-8	1	
T _{OS_CACHE_MAX}	Time duration of V _{CACHE} overshoot above V _{CACHE_MAX}		50	μs	2-8		

 V_{CACHE_MAX} is defined in Table 2-12 and Table 2-13 where I_{CACHE} is the low, ending current of the high-to-low current load condition.






Figure 2-8. V_{CACHE} Overshoot Example Waveform

- 1. V_{OS_CACHE} is measured overshoot voltage.
- 2. T_{OS_CACHE}is measured time duration above Vcache_max.

2.10.4 Die Voltage Validation

Overshoot events from application testing on the processor must meet the specifications in Table 2-14 when measured across the $V_{CCSENSE}$ and $V_{SSSENSE}$ pins and Table 2-15 when measured across the $V_{CC_CACHE_SENSE}$ and $V_{SS_CACHE_SENSE}$ pins. Overshoot events that are < 10 ns in duration may be ignored. These measurements of processor die level overshoot should be taken with a 100 MHz bandwidth limited oscilloscope.

2.10.5 Clock, Miscellaneous and AGTL+ Specifications

Table 2-16. Front Side Bus Differential BCLK Specifications (Sheet 1 of 2)

Symbol	Parameter	Min	Тур	Max	Unit	Notes
VL	Input Low Voltage	-0.150	0.000	N/A	V	
VH	Input High Voltage	0.660	0.700	0.850	V	
VCROSS(abs)	Absolute Crossing Point	0.250	N/A	0.550	V	1,7
VCROSS(rel)	Relative Crossing Point	0.250 + 0.5* (V _{Havg} - 0.700)	N/A	0.550 + 0.5* (V _{Havg} - 0.700)	V	2,7,8
ΔVCROSS	Range of Crossing Point	N/A	N/A	0.140	V	
Vov	Overshoot	N/A	N/A	+ 0.300	V	3



Table 2-16. Front Side Bus Differential BCLK Specifications (Sheet 2 of 2)

Symbol	Parameter	Min	Тур	Max	Unit	Notes
Vus	Undershoot	- 0.300	N/A	N/A	V	4
VRBM	Ringback Margin	0.200	N/A	N/A	V	5
VTM	Threshold Margin	V _{CROSS} -0.100		V _{CROSS} +0.100	V	6

Notes:

- Crossing voltage is defined as the instantaneous voltage value when the rising edge of BCLK0 is equal to the falling edge of BCLK1.
- V_{Havg} is the statistical average of the V_{H} measured by the oscilloscope. Overshoot is defined as the absolute value of the maximum voltage.

- Undershoot is defined as the absolute value of the minimum voltage. Ringback Margin is defined as the absolute voltage difference between the maximum Rising Edge Ringback and the maximum Falling Edge Ringback.
- Threshold Region is defined as a region entered around the crossing point voltage in which the differential receiver switches. It includes input threshold hysteresis.
- The crossing point must meet the absolute and relative crossing point specifications simultaneously.
- V_{Havg} can be measured directly using "Vtop" on Agilent scopes and "High" on Tektronix scopes.

Table 2-17.BSEL[1:0], VID[5:0], and CVID[3:0] DC Specifications

Symbol	Parameter	Тур	Max	Unit	Notes
R _{ON}	Buffer On Resistance		80	Ω	1
Rpull_up	Pull up resistor to 3.3V	1000		Ω	2
I _{OL}	Max Pin Current		8	mA	
I _{LO}	Output Leakage Current		200	μΑ	3
V _{TOL}	Voltage Tolerance		3.3 * 1.05	V	4

Notes:

- These parameters are not tested and are based on design simulations.
- Pull up each line to 3.3 V using 1 K Ω , 5% resistor. Refer to 64-bit Intel® XeonTM Processor MP Platform Design Guide.
- Leakage to $\rm V_{SS}$ with pin held at 2.5 V.
- Represents the maximum allowable termination voltage.

Table 2-18. VIDPWRGD DC Specifications

Symbol	Parameter	Min	Max	Unit	Notes
V _{IL}	Input Low Voltage	0.0	0.30	V	
V _{IH}	Input High Voltage	0.90	V _{TT}	V	



Table 2-19. AGTL+ Signal Group DC Specifications

Symbol	Parameter	Min	Max	Unit	Notes
VIL	Input Low Voltage	0.0	GTLREF - (0.10 * V _{TT})	V	1,3
VIH	Input High Voltage	GTLREF + (0.10 * V _{TT})	V _{TT}	V	2,3
Voн	Output High Voltage	0.90 * V _{TT}	V _{TT}	V	3
IOL	Output Low Current	N/A	V _{TT} / (0.50 * Rtt_min + RON_min R _L)	mA	5
ILI	Input Leakage Current	N/A	± 200	μA	4
ILO	Output Leakage Current	N/A	± 200	μA	6
RON	Buffer On Resistance	8	12	Ω	

Notes:

- V_{IL} is defined as the voltage level at a receiving agent that will be interpreted as a logical low value.

- V_{IL} is defined as the voltage level at a receiving agent that will be interpreted as a logical low value. V_{IH} is defined as the voltage level at a receiving agent that will be interpreted as a logical high value. The V_{TT} referred to in these specifications refers to the instantaneous V_{TT} . Leakage to V_{SS} with pin held at V_{TT} . The maximum output current is based on maximum current handling capability of the buffer and is not specified into the test load. Leakage to V_{TT} with pin held at 300 mV.

Table 2-20. PWRGOOD and TAP Signal Group DC Specifications

Symbol	Parameter	Min	Max	Unit	Notes ¹
V _{HYS}	Input Hysteresis	120	396	mV	5
V _{T+}	PWRGOOD Input Low to High Threshold Voltage	0.5 (V _{TT} + V _{HYS_MIN} + 0.24)	0.5 * (V _{TT} + V _{HYS_MAX} + 0.24)	V	3, 6
V 1+	TAP Input Low to High Threshold Voltage	$0.5*(V_{TT}+V_{HYS_MIN})$	$0.5*(V_{TT}+V_{HYS_MAX})$	V	3
V _{T-}	PWRGOOD Input High to Low Threshold Voltage	0.4 * V _{TT}	0.6 * V _{TT}	V	3
V T-	TAP Input High to Low Threshold Voltage	0.5 * (V _{TT} - V _{HYS_MAX})	0.5 * (V _{TT} - V _{HYS_MIN})	V	3
V _{OH}	Output High Voltage	N/A	V_{TT}	V	2,3
I _{OL}	Output Low Current		45	mA	4
I _{LI}	Input Leakage Current		±200	μΑ	
I _{LO}	Output Leakage Current		±200	μΑ	
R _{ON}	Buffer On Resistance	8	12	Ω	
R _{ON}	TDO Buffer On Resistance	7	12	Ω	

- All outputs are open drain.

- TAP signal group must meet system signal quality specification in Chapter 3. The V_{TT} referred to in these specifications refers to instantaneous V_{TT} . The maximum output current is based on maximum current handling capability of the buffer and is not specified into the test load.
- V_{HYS} represents the amount of hysteresis, nominally centered about 0.5 * V_{TT} for all TAP inputs. 0.24 V is defined at 20% of nominal V_{TT} of 1.2 V.



Table 2-21. GTL+ Asynchronous and AGTL+ Asynchronous Signal Group **DC Specifications**

Symbol	Parameter	Min	Max	Unit	Notes
VIL	Input Low Voltage	0	GTLREF - (10% * V _∏)	V	2
VIH	Input High Voltage	GTLREF + (10% * V _∏)	V_{TT}	V	3,4
VIL	A20M#, SMI#, IGNNE# Input Low Voltage	0	0.4 * V _{TT}	V	2
VIH	A20M#, SMI#, IGNNE# Input High Voltage	0.6 * V _{TT}	V _{TT}	V	3,4
Vон	Output High Voltage		V_{TT}	V	1,4
IOL	Output Low Current		50	mA	5
ILI	Input Leakage Current	N/A	± 200	μΑ	6
ILO	Output Leakage Current		± 200	μΑ	7
Ron	Buffer On Resistance	8	12	Ω	

Notes:

- All outputs are open-drain.

- V_{IL} is defined as the voltage range at a receiving agent that will be interpreted as a logical low value. V_{IH} is defined as the voltage range at a receiving agent that will be interpreted as a logical high value. The V_{TT} referred to in these specifications refers to instantaneous V_{TT} . The maximum output current is based on maximum current handling capability of the buffer and is not specified into the test load.
- 6.
- Leakage to V_{SS} with pin held at V_{TT} Leakage to V_{TT} with pin held at 300 mV.

Table 2-22. SMBus Signal Group DC Specifications

Symbol	Parameter	Min	Max	Unit	Notes 1,2
V _{IL}	Input Low Voltage	-0.30	0.30 * SM_VCC	V	
V _{IH}	Input High Voltage	0.70 * SM_VCC	3.465	V	
V _{OL}	Output Low Voltage	0	0.400	V	
I _{OL}	Output Low Current	N/A	3.0	mA	
I _{LI}	Input Leakage Current	N/A	± 10	μΑ	
I _{LO}	Output Leakage Current	N/A	± 10	μΑ	
C _{SMB}	SMBus Pin Capacitance		15.0	pF	3

Notes:

- These parameters are based on design characterization and are not tested.

 All DC specifications for the SMBus signal group are measured at the processor pins.
- Platform designers may need this value to calculate the maximum loading of the SMBus and to determine maximum rise and fall times for SMBus signals.



AGTL+ Front Side Bus Specifications 2.11

Routing topology recommendations are in the appropriate platform design guide. Termination resistors are not required for most AGTL+ signals because they are integrated into the processor silicon.

Valid high and low levels are determined by the input buffers which compare a signal's voltage with a reference voltage called GTLREF.

Table 2-23 lists the GTLREF specifications. GTLREF should be generated on the system board using high-precision voltage divider circuits. For more details on platform design, see the appropriate platform design guide.

Table 2-23. AGTL+ Bus Voltage Definitions

Symbol	Parameter	Min	Тур	Max	Units	Notes
GTLREF	Bus Reference Voltage	0.98 * (0.63 * V _{TT})	0.63 * V _{TT}	1.02 * (0.63 * V _{TT})	V	1,2,6
R _{TT}	Termination Resistance (pull-up)	45	50	55	Ω	3
R _L	Termination Resistance (pull- down)	360	450	540	Ω	4
COMP0	COMP Resistance	49.4	49.9	50.4	Ω	5

- The tolerances for this specification have been stated generically to enable system designers to calculate the minimum values across the range of V $_{TT}$. GTLREF is generated from V $_{TT}$ on the baseboard by a voltage divider of 1% resistors.
- R_{TT} is the on-die termination resistance measured at $V_{TT}/2$ of the AGTL+ output driver.
- R_L is the on-die termination resistance for improved noise margin and signal integrity.
- The COMPO resistor is provided by the baseboard with 1% resistors. See the appropriate platform design guide for implementation details.
- The V_{TT} referred to in these specifications refers to instantaneous V_{TT} .






3 Mechanical Specifications

The Dual-Core Intel Xeon processor 7100 series is packaged in a Flip-Chip Micro Pin Grid Array 6 (FC-mPGA6) package that interfaces with the motherboard via a mPGA604 socket. The package consists of a processor core mounted on a substrate pin-carrier. An integrated heat spreader (IHS) is attached to the package substrate and core and serves as the mating surface for processor component thermal solutions, such as a heatsink. Figure 3-1 shows a sketch of the processor package components and how they are assembled together. Refer to the mPGA604 Socket Design Guidelines for complete details on the mPGA604 socket.

The package components shown in Figure 3-1 include the following:

- 1. Integrated Heat Spreader (IHS)
- 2. Processor die
- 3. FC-mPGA6 package
- 4. Pin-side capacitors
- 5. Package pin

Figure 3-1. Processor Package Assembly Sketch



Note:

This drawing is not to scale and is for reference only. The mPGA604 socket is not shown.



3.1 Package Mechanical Drawing

The package mechanical drawings are shown in Figure 3-2 and Figure 3-3. The drawings include dimensions necessary to design a thermal solution for the processor. These dimensions include:

- 1. Package reference with tolerances (total height, length, width, etc.)
- 2. IHS parallelism and tilt
- 3. Pin dimensions
- 4. Top-side and back-side component keep-out dimensions
- 5. Reference datums

All drawing dimensions are in millimeters.



Figure 3-2. Processor Package Drawing (Sheet 1 of 2)







Figure 3-3. Processor Package Drawing (Sheet 2 of 2)





3.2 Processor Component Keep-Out Zones

The processor may contain components on the substrate that define component keepout zone requirements. A thermal and mechanical solution design must not intrude into the required keep-out zones. Decoupling capacitors are typically mounted to either the topside or pin-side of the package substrate. See Figure 3-2 and Figure 3-3 for keepout zones.

3.3 Package Loading Specifications

Table 3-1 provides dynamic and static load specifications for the processor package. These mechanical load limits should not be exceeded during heatsink assembly, shipping conditions, or standard use condition. Also, any mechanical system or component testing should not exceed the maximum limits. The processor package substrate should not be used as a mechanical reference or load-bearing surface for thermal and mechanical solutions. The minimum loading specification must be maintained by any thermal and mechanical solution.

Table 3-1. Processor Loading Specifications

Parameter	Minimum	Maximum	Unit	Notes
Static Compressive Load	44 10	222 50	N Ibf	1, 2, 3, 4
	44 10	288 65	N Ibf	1, 2, 3, 5
Dynamic Compressive Load		222 N + 0.45 kg * 100 G 50 lbf (static) + 1 lbm * 100 G	N Ibf	1, 3, 4, 6, 7
		288 N + 0.45 kg * 100 G 65 lbf (static) + 1 lbm * 100 G	N Ibf	1, 3, 5, 6, 7
Transient		445 100	N Ibf	1, 3, 8

Notes:

- These specifications apply to uniform compressive loading in a direction perpendicular to the IHS top surface.
- 2. This is the minimum and maximum static force that can be applied by the heatsink and retention solution to maintain the heatsink and processor interface.
- These parameters are based on limited testing for design characterization. Loading limits are for the package only and do not include the limits of the processor socket.
- 4. This specification applies for thermal retention solutions that allow baseboard deflection.
- 5. This specification applies either for thermal retention solutions that prevent baseboard deflection or for the Intel enabled reference solution (CEK).
- Dynamic loading is defined as an 11 ms duration average load superimposed on the static load requirement.
- 7. Experimentally validated test condition used a heatsink mass of 1 lbm (~0.45 kg) with 100 G acceleration measured at heatsink mass. The dynamic portion of this specification in the product application can have flexibility in specific values, but the ultimate product of mass times acceleration should not exceed this validated dynamic load (1 lbm x 100 G = 100 lb).
- Transient loading is defined as a 2 second duration peak load superimposed on the static load requirement, representative of loads experienced by the package during heatsink installation.



3.4 Package Handling Guidelines

Table 3-2 includes a list of guidelines on package handling in terms of recommended maximum loading on the processor IHS relative to a fixed substrate. These package handling loads may be experienced during heatsink removal.

Table 3-2. Package Handling Guidelines

Parameter	Maximum Recommended	Notes
Shear	356 N [80 lbf]	1, 4, 5
Tensile	156 N [35 lbf]	2, 4, 5
Torque	8 N-m [70 lbf-in]	3, 4, 5

Notes:

- 1. A shear load is defined as a load applied to the IHS in a direction parallel to the IHS top surface.
- 2. A tensile load is defined as a pulling load applied to the IHS in the direction normal to the IHS surface.
- A torque load is defined as a twisting load applied to the IHS in an axis of rotation normal to the IHS top surface.
- 4. These guidelines are based on limited testing for design characterization and incidental applications (one time only).
- 5. Handling guidelines are for the package only and do not include the limits of the processor socket.

3.5 Package Insertion Specifications

The Dual-Core Intel Xeon processor 7100 series can be inserted into and removed from a mPGA604 socket 15 times. The socket should meet the mPGA604 requirements detailed in the mPGA604 Socket Design Guidelines.

3.6 Processor Mass Specifications

The typical mass of the Dual-Core Intel Xeon processor 7100 series is 34 g [1.20 oz]. This mass [weight] includes all the components that are included in the package.

3.7 Processor Materials

Table 3-3 lists some of the package components and associated materials.

Table 3-3. Processor Materials


Component	Material
Integrated Heat Spreader (IHS)	Nickel Plated Copper
Substrate	Fiber-Reinforced Resin
Substrate Pins	Gold Plated Copper

3.8 Processor Markings

Figure 3-4 shows the topside markings and Figure 3-5 shows the bottom-side markings on the processor. These diagrams are to aid in the identification of the Dual-Core Intel Xeon processor 7100 series.




Figure 3-4. Processor Topside Markings



Notes:

- All characters will be in upper case.
 Drawing is not to scale.

Figure 3-5. Processor Bottom-Side Markings






3.9 Processor Pin-Out Coordinates

Figure 3-6 shows the top view of the processor pin coordinates. The coordinates are referred to throughout the document to identify processor pins.

Figure 3-6. Processor Pin-Out Coordinates, Top View



§



4 Pin Listing

4.1 Dual-Core Intel® Xeon® Processor 7100 Series Pin Assignments

Section 2.6 contains the front side bus signal groups for the Dual-Core Intel Xeon processor 7100 series (see Table 2-6). This section provides a sorted pin list in Table 4-1 and Table 4-2. Table 4-1 is a listing of all processor pins ordered alphabetically by pin name. Table 4-2 is a listing of all processor pins ordered by pin number.

4.1.1 Pin Listing by Pin Name

Table 4-1. Pin Listing by Pin Name (Sheet 1 of 16)

Pin Name	Pin No.	Signal Buffer Type	Direction
A3#	A22	Source Sync	Input/Output
A4#	A20	Source Sync	Input/Output
A5#	B18	Source Sync	Input/Output
A6#	C18	Source Sync	Input/Output
A7#	A19	Source Sync	Input/Output
A8#	C17	Source Sync	Input/Output
A9#	D17	Source Sync	Input/Output
A10#	A13	Source Sync	Input/Output
A11#	B16	Source Sync	Input/Output
A12#	B14	Source Sync	Input/Output
A13#	B13	Source Sync	Input/Output
A14#	A12	Source Sync	Input/Output
A15#	C15	Source Sync	Input/Output
A16#	C14	Source Sync	Input/Output
A17#	D16	Source Sync	Input/Output
A18#	D15	Source Sync	Input/Output
A19#	F15	Source Sync	Input/Output
A20#	A10	Source Sync	Input/Output
A21#	B10	Source Sync	Input/Output
A22#	B11	Source Sync	Input/Output
A23#	C12	Source Sync	Input/Output
A24#	E14	Source Sync	Input/Output
A25#	D13	Source Sync	Input/Output
A26#	A9	Source Sync	Input/Output
A27#	В8	Source Sync	Input/Output
A28#	E13	Source Sync	Input/Output
A29#	D12	Source Sync	Input/Output

Table 4-1. Pin Listing by Pin Name (Sheet 2 of 16)

Pin Name	Pin No.	Signal Buffer Type	Direction
A30#	C11	Source Sync	Input/Output
A31#	В7	Source Sync	Input/Output
A32#	A6	Source Sync	Input/Output
A33#	A7	Source Sync	Input/Output
A34#	C9	Source Sync	Input/Output
A35#	C8	Source Sync	Source Sync
A36#	F16	Source Sync	Source Sync
A37#	F22	Source Sync	Source Sync
A38#	В6	Source Sync	Source Sync
A39#	C16	Source Sync	Source Sync
A20M#	F27	Async GTL+	Input
ADS#	D19	Common Clk	Input/Output
ADSTB0#	F17	Source Sync	Input/Output
ADSTB1#	F14	Source Sync	Input/Output
AP0#	E10	Common Clk	Input/Output
AP1#	D9	Common Clk	Input/Output
BCLK0	Y4	FSB Clk	Input
BCLK1	W5	FSB Clk	Input
BINIT#	F11	Common Clk	Input/Output
BNR#	F20	Common Clk	Input/Output
BOOT_SELECT	G7	Power/Other	Input
BPM0#	F6	Common Clk	Input/Output
BPM1#	F8	Common Clk	Input/Output
BPM2#	E7	Common Clk	Input/Output
BPM3#	F5	Common Clk	Input/Output
BPM4#	E8	Common Clk	Input/Output
BPM5#	E4	Common Clk	Input/Output



Table 4-1. Pin Listing by Pin Name (Sheet 3 of 16)

Signal Buffer Pin No. **Pin Name Direction Type** BPRI# D23 Common Clk Input BR0# D20 Common Clk Input/Output BR1# F12 Common Clk Input BR2# E11 Common Clk Input BR3# D10 Common Clk Input BSEL0 AA3 Power/Other Output BSEL1 AB3 Power/Other Output COMP0 AD16 Power/Other Input CVID0 E2 Power/Other Output CVID1 D1 Power/Other Output CVID2 C2 Power/Other Output CVID3 Α2 Power/Other Output D0# Y26 Source Sync Input/Output D1# AA27 Source Sync Input/Output D2# Y24 Input/Output Source Sync D3# AA25 Input/Output Source Sync D4# AD27 Source Sync Input/Output D5# Input/Output Y23 Source Sync D6# AA24 Input/Output Source Sync D7# AB26 Source Sync Input/Output D8# AB25 Source Sync Input/Output AB23 D9# Source Sync Input/Output D10# AA22 Input/Output Source Sync D11# AA21 Source Sync Input/Output D12# AB20 Input/Output Source Sync D13# AB22 Input/Output Source Sync D14# **AB19** Source Sync Input/Output D15# **AA19** Source Sync Input/Output D16# AE26 Input/Output Source Sync D17# AC26 Source Sync Input/Output D18# AD25 Source Sync Input/Output D19# AE25 Input/Output Source Sync AC24 D20# Source Sync Input/Output D21# AD24 Input/Output Source Sync D22# AE23 Source Sync Input/Output AC23 D23# Input/Output Source Sync D24# **AA18** Source Sync Input/Output D25# AC20 Source Sync Input/Output AC21 D26# Source Sync Input/Output D27# AE22 Source Sync Input/Output

Table 4-1. Pin Listing by Pin Name (Sheet 4 of 16)

Pin Name	Pin No.	Signal Buffer Type	Direction
D28#	AE20	Source Sync	Input/Output
D29#	AD21	Source Sync	Input/Output
D30#	AD19	Source Sync	Input/Output
D31#	AB17	Source Sync	Input/Output
D32#	AB16	Source Sync	Input/Output
D33#	AA16	Source Sync	Input/Output
D34#	AC17	Source Sync	Input/Output
D35#	AE13	Source Sync	Input/Output
D36#	AD18	Source Sync	Input/Output
D37#	AB15	Source Sync	Input/Output
D38#	AD13	Source Sync	Input/Output
D39#	AD14	Source Sync	Input/Output
D40#	AD11	Source Sync	Input/Output
D41#	AC12	Source Sync	Input/Output
D42#	AE10	Source Sync	Input/Output
D43#	AC11	Source Sync	Input/Output
D44#	AE9	Source Sync	Input/Output
D45#	AD10	Source Sync	Input/Output
D46#	AD8	Source Sync	Input/Output
D47#	AC9	Source Sync	Input/Output
D48#	AA13	Source Sync	Input/Output
D49#	AA14	Source Sync	Input/Output
D50#	AC14	Source Sync	Input/Output
D51#	AB12	Source Sync	Input/Output
D52#	AB13	Source Sync	Input/Output
D53#	AA11	Source Sync	Input/Output
D54#	AA10	Source Sync	Input/Output
D55#	AB10	Source Sync	Input/Output
D56#	AC8	Source Sync	Input/Output
D57#	AD7	Source Sync	Input/Output
D58#	AE7	Source Sync	Input/Output
D59#	AC6	Source Sync	Input/Output
D60#	AC5	Source Sync	Input/Output
D61#	AA8	Source Sync	Input/Output
D62#	Y9	Source Sync	Input/Output
D63#	AB6	Source Sync	Input/Output
DBI0#	AC27	Source Sync	Input/Output
DBI1#	AD22	Source Sync	Input/Output
DBI2#	AE12	Source Sync	Input/Output
DBI3#	AB9	Source Sync	Input/Output



Table 4-1. Pin Listing by Pin Name (Sheet 5 of 16)

Pin Name	Pin No.	Signal Buffer	Direction
		Туре	
DBSY#	F18	Common Clk	Input/Output
DEFER#	C23	Common Clk	Input
DEP0#	AD31	Source Sync	Input/Output
DEP1#	AD30	Source Sync	Input/Output
DEP2#	AE16	Source Sync	Input/Output
DEP3#	AE15	Source Sync	Input/Output
DEP4#	AE8	Source Sync	Input/Output
DEP5#	AD6	Source Sync	Input/Output
DEP6#	AC4	Source Sync	Input/Output
DEP7#	AA4	Source Sync	Input/Output
DP0#	AC18	Common Clk	Input/Output
DP1#	AE19	Common Clk	Input/Output
DP2#	AC15	Common Clk	Input/Output
DP3#	AE17	Common Clk	Input/Output
DRDY#	E18	Common Clk	Input/Output
DSTBN0#	Y21	Source Sync	Input/Output
DSTBN1#	Y18	Source Sync	Input/Output
DSTBN2#	Y15	Source Sync	Input/Output
DSTBN3#	Y12	Source Sync	Input/Output
DSTBP0#	Y20	Source Sync	Input/Output
DSTBP1#	Y17	Source Sync	Input/Output
DSTBP2#	Y14	Source Sync	Input/Output
DSTBP3#	Y11	Source Sync	Input/Output
Don't Care	B4		
Don't Care	A4		
Don't Care	C1		
Don't Care	C5		
Don't Care	AC1		
Don't Care	AC30		
Don't Care	AE2		
Don't Care	AE3		
FERR#/PBE#	E27	Async GTL+	Output
FORCEPR#	A15	Power/Other	Input
GTLREF0	W23	Power/Other	Input
GTLREF1	W9	Power/Other	Input
GTLREF2	F23	Power/Other	Input
GTLREF3	F9	Power/Other	Input
HIT#	E22	Common Clk	Input/Output
HITM#	A23	Common Clk	Input/Output
ID0#	A26	Common Clk	Input
L			

Table 4-1. Pin Listing by Pin Name (Sheet 6 of 16)

Pin Name	Pin No.	Signal Buffer Type	Direction
ID1#	B26	Common Clk	Input
ID2#	D25	Common Clk	Input
ID3#	D27	Common Clk	Input
ID4#	C28	Common Clk	Input
ID5#	B29	Common Clk	Input
ID6#	B30	Common Clk	Input
ID7#	A30	Common Clk	Input
IDS#	A28	Common Clk	Input
IERR#	E5	Async GTL+	Output
IGNNE#	C26	Async GTL+	Input
INIT#	D6	Async GTL+	Input
LINTO/INTR	B24	Async GTL+	Input
LINT1/NMI	G23	Async GTL+	Input
LOCK#	A17	Common Clk	Input/Output
MCERR#	D7	Common Clk	Input/Output
ODTEN	B5	Power/Other	Input
OOD#	D29	Common Clk	Input
PROCHOT#	B25	Async GTL+	Output
PWRGOOD	AB7	Async GTL+	Input
REQ0#	B19	Source Sync	Input/Output
REQ1#	B21	Source Sync	Input/Output
REQ2#	C21	Source Sync	Input/Output
REQ3#	C20	Source Sync	Input/Output
REQ4#	B22	Source Sync	Input/Output
Reserved	A31		
Reserved	E16		
Reserved	W3		
Reserved	Y27		
Reserved	Y28		
Reserved	AE30		
RESET#	Y8	Common Clk	Input
RS0#	E21	Common Clk	Input
RS1#	D22	Common Clk	Input
RS2#	F21	Common Clk	Input
RSP#	C6	Common Clk	Input
SKTOCC#	А3	Power/Other	Output
SM_ALERT#	AD28	SMBus	Output
SM_CLK	AC28	SMBus	Input
SM_DAT	AC29	SMBus	Input/Output
SM_EP_A0	AA29	SMBus	Input



Table 4-1. Pin Listing by Pin Name (Sheet 7 of 16)

Signal Buffer Pin No. **Pin Name Direction Type** SM_EP_A1 AB29 SMBus Input SM_EP_A2 AB28 SMBus Input SM_TS1_A0 AA28 SMBus Input SM_TS1_A1 Y29 **SMBus** Input SM_VCC AE28 Power/Other SM_VCC AE29 Power/Other AD29 SM_WP **SMBus** Input SMI# C27 Async GTL+ Input STPCLK# Async GTL+ D4 Input TCK E24 TAP Input TDI C24 TAP Input TDO E25 TAP Output Power/Other TEST_BUS A16 Input TESTHI0 W6 Power/Other Input TESTHI1 W7 Power/Other Input TESTHI2 W8 Power/Other Input TESTHI3 Power/Other Y6 Input TESTHI4 AA7 Power/Other Input TESTHI5 AD5 Power/Other Input TESTHI6 AE5 Power/Other Input Async GTL+ THERMTRIP# F26 Output TMS A25 TAP Input TRDY# E19 Common Clk Input TRST# F24 TAP Input Power/Other V_{CACHE} Н1 НЗ Power/Other V_{CACHE} V_{CACHE} Н5 Power/Other Н7 Power/Other V_{CACHE} Н9 Power/Other V_{CACHE} V_{CACHE} K1 Power/Other V_{CACHE} К3 Power/Other K5 Power/Other V_{CACHE} Κ7 Power/Other V_{CACHE} V_{CACHE} K9 Power/Other Power/Other V_{CACHE} М1 М3 Power/Other V_{CACHE} M5 Power/Other V_{CACHE} М7 Power/Other V_{CACHE} М9 V_{CACHE} Power/Other V_{CACHE} N1 Power/Other

Table 4-1. Pin Listing by Pin Name (Sheet 8 of 16)

	Pin Name	Pin No.	Signal Buffer Type	Direction
İ	V _{CACHE}	N3	Power/Other	
Ī	V _{CACHE}	N5	Power/Other	
Ī	V _{CACHE}	N7	Power/Other	
Ī	V _{CACHE}	N9	Power/Other	
Ī	V _{CACHE}	R1	Power/Other	
Ī	V _{CACHE}	R3	Power/Other	
Ī	V _{CACHE}	R5	Power/Other	
Ī	V_{CACHE}	R7	Power/Other	
Ī	V _{CACHE}	R9	Power/Other	
Ī	V _{CACHE}	U1	Power/Other	
Ī	V _{CACHE}	U3	Power/Other	
Ī	V _{CACHE}	U5	Power/Other	
Ī	V _{CACHE}	U7	Power/Other	
Ī	V _{CACHE}	U9	Power/Other	
Ī	V _{CC}	A8	Power/Other	
Ī	V _{CC}	A14	Power/Other	
Ī	V _{CC}	A18	Power/Other	
İ	V _{CC}	A24	Power/Other	
ĺ	V _{CC}	B20	Power/Other	
ĺ	V _{CC}	C4	Power/Other	
İ	V _{CC}	C22	Power/Other	
İ	V _{CC}	C30	Power/Other	
Ī	V _{CC}	D8	Power/Other	
İ	V _{CC}	D14	Power/Other	
Ī	V _{CC}	D18	Power/Other	
Ī	V _{CC}	D24	Power/Other	
Ī	V _{CC}	D31	Power/Other	
Ī	V _{CC}	E6	Power/Other	
Ī	V _{CC}	E20	Power/Other	
Ī	V _{CC}	E26	Power/Other	
Ī	V _{CC}	E28	Power/Other	
Ī	V _{CC}	E30	Power/Other	
Ī	V _{CC}	F1	Power/Other	
Ī	V _{CC}	F4	Power/Other	
Ī	V_{CC}	F29	Power/Other	
ľ	V _{CC}	F31	Power/Other	
ľ	V _{CC}	G2	Power/Other	
ľ	V _{CC}	G4	Power/Other	
İ	V _{CC}	G6	Power/Other	
İ	V _{CC}	G8	Power/Other	



Table 4-1. Pin Listing by Pin Name (Sheet 9 of 16)

Signal Buffer Pin Name Pin No. Direction Type V_CC G24 Power/Other G26 Power/Other V_{CC} G28 Power/Other V_{CC} V_{CC} G30 Power/Other H23 Power/Other V_CC H25 Power/Other V_{CC} H27 Power/Other V_{CC} V_CC H29 Power/Other H31 Power/Other V_{CC} V_{CC} J2 Power/Other V_CC J4 Power/Other Power/Other V_{CC} J6 V_{CC} J8 Power/Other V_CC J24 Power/Other J26 Power/Other V_{CC} V_{CC} J28 Power/Other J30 Power/Other V_{CC} K23 Power/Other V_{CC} K25 V_{CC} Power/Other V_{CC} K27 Power/Other Power/Other V_{CC} K29 V_{CC} K31 Power/Other V_{CC} L2 Power/Other V_{CC} L4 Power/Other Power/Other V_{CC} L6 Power/Other L8 V_{CC} V_{CC} L24 Power/Other V_{CC} L26 Power/Other L28 Power/Other V_{CC} V_{CC} L30 Power/Other V_{CC} M23 Power/Other V_{CC} M25 Power/Other M27 Power/Other V_{CC} V_{CC} M29 Power/Other M31 Power/Other V_{CC} N23 Power/Other V_{CC} V_{CC} N25 Power/Other $\rm V_{\rm CC}$ N27 Power/Other V_{CC} N29 Power/Other Power/Other V_{CC} N31

Table 4-1. Pin Listing by Pin Name (Sheet 10 of 16)

Pin Name	Pin No.	Signal Buffer Type	Direction
V_{CC}	P2	Power/Other	
V _{CC}	P4	Power/Other	
V _{CC}	P6	Power/Other	
V _{CC}	P8	Power/Other	
V _{CC}	P24	Power/Other	
V _{CC}	P26	Power/Other	
V _{CC}	P28	Power/Other	
V _{CC}	P30	Power/Other	
V _{CC}	R23	Power/Other	
V _{CC}	R25	Power/Other	
V _{CC}	R27	Power/Other	
V _{CC}	R29	Power/Other	
V _{CC}	R31	Power/Other	
V _{CC}	T2	Power/Other	
V _{CC}	T4	Power/Other	
V _{CC}	Т6	Power/Other	
V _{CC}	Т8	Power/Other	
V _{CC}	T24	Power/Other	
V _{CC}	T26	Power/Other	
V _{CC}	T28	Power/Other	
V _{CC}	T30	Power/Other	
V _{CC}	U23	Power/Other	
V _{CC}	U25	Power/Other	
V _{CC}	U27	Power/Other	
V _{CC}	U29	Power/Other	
V _{CC}	U31	Power/Other	
V _{CC}	V2	Power/Other	
V _{CC}	V4	Power/Other	
V _{CC}	V6	Power/Other	
V_{CC}	V8	Power/Other	
V _{CC}	V24	Power/Other	
V _{CC}	V26	Power/Other	
V _{CC}	V28	Power/Other	
V _{CC}	V30	Power/Other	
V _{CC}	W1	Power/Other	
V _{CC}	W25	Power/Other	
V _{CC}	W27	Power/Other	
V _{CC}	W29	Power/Other	
V _{CC}	W31	Power/Other	
V _{CC}	Y2	Power/Other	



Table 4-1. Pin Listing by Pin Name (Sheet 11 of 16)

Signal Buffer Pin No. **Pin Name Direction** Type V_{CC} Y16 Power/Other Y22 Power/Other V_{CC} Power/Other Y30 V_{CC} V_{CC} AA1 Power/Other AA6 Power/Other V_{CC} AA20 Power/Other V_{CC} V_{CC} AA26 Power/Other V_{CC} AA31 Power/Other AB2 Power/Other V_{CC} V_{CC} AB8 Power/Other V_{CC} **AB14** Power/Other AB18 Power/Other V_{CC} V_{CC} AB24 Power/Other V_{CC} AB30 Power/Other AC3 Power/Other V_{CC} V_{CC} AC16 Power/Other V_{CC} AC22 Power/Other V_{CC} AC31 Power/Other V_{CC} AD2 Power/Other AD20 V_{CC} Power/Other V_{CC} AD26 Power/Other AE14 Power/Other V_{CC} AE18 Power/Other V_{CC} V_{CC} AE24 Power/Other $\mathrm{V}_{\mathrm{CCA}}$ AB4 Power/Other Input B31 Power/Other Output V_{CC_CACHE_SENSE} AD4 Power/Other Input $V_{CCIOPLL}$ AD1 Power/Other V_{CCPLL} Input B27 Power/Other Output V_{CCSENSE} VID0 F3 Power/Other Output VID1 E3 Power/Other Output VID2 D3 Power/Other Output C3 VID3 Power/Other Output VID4 ВЗ Power/Other Output VID5 Power/Other Α1 Output VIDPWRGD В1 Power/Other Input V_{SS} Α5 Power/Other V_{SS} A11 Power/Other V_{SS} A21 Power/Other V_{SS} A27 Power/Other

Table 4-1. Pin Listing by Pin Name (Sheet 12 of 16)

Pin Name	Pin No.	Signal Buffer Type	Direction
V _{SS}	A29	Power/Other	
V _{SS}	B2	Power/Other	
V _{SS}	В9	Power/Other	
V _{SS}	B15	Power/Other	
V _{SS}	B17	Power/Other	
V _{SS}	B23	Power/Other	
V _{SS}	B28	Power/Other	
V _{SS}	C7	Power/Other	
V _{SS}	C13	Power/Other	
V _{SS}	C19	Power/Other	
V _{SS}	C25	Power/Other	
V _{SS}	C29	Power/Other	
V _{SS}	D2	Power/Other	
V _{SS}	D5	Power/Other	
V _{SS}	D11	Power/Other	
V _{SS}	D21	Power/Other	
V _{SS}	D28	Power/Other	
V _{SS}	D30	Power/Other	
V _{SS}	E9	Power/Other	
V _{SS}	E15	Power/Other	
V _{SS}	E17	Power/Other	
V _{SS}	E23	Power/Other	
V _{SS}	E29	Power/Other	
V _{SS}	E31	Power/Other	
V _{SS}	F2	Power/Other	
V _{SS}	F7	Power/Other	
V _{SS}	F13	Power/Other	
V _{SS}	F19	Power/Other	
V _{SS}	F25	Power/Other	
V _{SS}	F28	Power/Other	
V _{SS}	F30	Power/Other	
V _{SS}	G1	Power/Other	
V _{SS}	G3	Power/Other	
V _{SS}	G5	Power/Other	
V _{SS}	G9	Power/Other	
V _{SS}	G25	Power/Other	
V _{SS}	G27	Power/Other	
V _{SS}	G29	Power/Other	
V _{SS}	G31	Power/Other	
V _{SS}	H2	Power/Other	



Table 4-1. Pin Listing by Pin Name (Sheet 13 of 16)

Signal Buffer Pin Name Pin No. Direction Type V_{SS} Н4 Power/Other Н6 Power/Other V_{SS} Н8 Power/Other V_{SS} V_{SS} H24 Power/Other H26 Power/Other V_{SS} H28 Power/Other V_{SS} H30 V_{SS} Power/Other V_{SS} J1 Power/Other J3 Power/Other V_{SS} V_{SS} J5 Power/Other V_{SS} J7 Power/Other V_{SS} J9 Power/Other J23 V_{SS} Power/Other V_{SS} J25 Power/Other J27 Power/Other V_{SS} V_{SS} J29 Power/Other J31 Power/Other V_{SS} V_{SS} K2 Power/Other K4 V_{SS} Power/Other V_{SS} Κ6 Power/Other V_{SS} K8 Power/Other K24 Power/Other V_{SS} V_{SS} K26 Power/Other V_{SS} K28 Power/Other V_{SS} K30 Power/Other Power/Other L1 V_{SS} V_{SS} L3 Power/Other L5 Power/Other V_{SS} L7 Power/Other V_{SS} V_{SS} L9 Power/Other V_{SS} L23 Power/Other V_{SS} L25 Power/Other L27 Power/Other V_{SS} V_{SS} L29 Power/Other L31 Power/Other V_{SS} М2 Power/Other V_{SS} V_{SS} M4 Power/Other $\rm V_{\rm SS}$ М6 Power/Other V_{SS} М8 Power/Other V_{SS} M24 Power/Other

Table 4-1. Pin Listing by Pin Name (Sheet 14 of 16)

Pin Name	Pin No.	Signal Buffer Type	Direction
V _{SS}	M26	Power/Other	
V _{SS}	M28	Power/Other	
V _{SS}	M30	Power/Other	
V _{SS}	N2	Power/Other	
V _{SS}	N4	Power/Other	
V _{SS}	N6	Power/Other	
V _{SS}	N8	Power/Other	
V _{SS}	N24	Power/Other	
V _{SS}	N26	Power/Other	
V _{SS}	N28	Power/Other	
V _{SS}	N30	Power/Other	
V _{SS}	P1	Power/Other	
V _{SS}	Р3	Power/Other	
V _{SS}	P5	Power/Other	
V _{SS}	P7	Power/Other	
V _{SS}	P9	Power/Other	
V _{SS}	P23	Power/Other	
V _{SS}	P25	Power/Other	
V _{SS}	P27	Power/Other	
V _{SS}	P29	Power/Other	
V _{SS}	P31	Power/Other	
V _{SS}	R2	Power/Other	
V _{SS}	R4	Power/Other	
V _{SS}	R6	Power/Other	
V _{SS}	R8	Power/Other	
V _{SS}	R24	Power/Other	
V _{SS}	R26	Power/Other	
V _{SS}	R28	Power/Other	
V _{SS}	R30	Power/Other	
V _{SS}	T1	Power/Other	
V _{SS}	T3	Power/Other	
V _{SS}	T5	Power/Other	
V _{SS}	T7	Power/Other	
V _{SS}	T9	Power/Other	
V _{SS}	T23	Power/Other	
V _{SS}	T25	Power/Other	
V _{SS}	T27	Power/Other	
V _{SS}	T29	Power/Other	
V _{SS}	T31	Power/Other	
V _{SS}	U2	Power/Other	



Table 4-1. Pin Listing by Pin Name (Sheet 15 of 16)

Signal Buffer Pin Name Pin No. **Direction** Type V_{SS} U4 Power/Other U6 Power/Other V_{SS} U8 Power/Other V_{SS} V_{SS} U24 Power/Other U26 Power/Other V_{SS} U28 Power/Other V_{SS} U30 V_{SS} Power/Other V_{SS} V1 Power/Other V3 Power/Other V_{SS} V_{SS} V5 Power/Other V_{SS} V7 Power/Other V9 Power/Other V_{SS} V23 V_{SS} Power/Other V_{SS} V25 Power/Other V27 Power/Other V_{SS} V29 V_{SS} Power/Other V31 Power/Other V_{SS} V_{SS} W2 Power/Other W4 V_{SS} Power/Other W24 V_{SS} Power/Other V_{SS} Power/Other W26 W28 Power/Other V_{SS} V_{SS} W30 Power/Other V_{SS} Υ1 Power/Other V_{SS} Y3 Power/Other Y5 Power/Other V_{SS} V_{SS} Υ7 Power/Other Y13 Power/Other V_{SS} Y19 Power/Other V_{SS} V_{SS} Y25 Power/Other V_{SS} Y31 Power/Other V_{SS} AA2 Power/Other AA9 Power/Other V_{SS} V_{SS} **AA15** Power/Other V_{SS} AA17 Power/Other

Table 4-1. Pin Listing by Pin Name (Sheet 16 of 16)

Pin Name	Pin No.	Signal Buffer Type	Direction
V _{SS}	AA23	Power/Other	
V _{SS}	AA30	Power/Other	
V _{SS}	AB1	Power/Other	
V _{SS}	AB5	Power/Other	
V _{SS}	AB11	Power/Other	
V _{SS}	AB21	Power/Other	
V _{SS}	AB27	Power/Other	
V _{SS}	AB31	Power/Other	
V _{SS}	AC2	Power/Other	
V _{SS}	AC7	Power/Other	
V _{SS}	AC13	Power/Other	
V _{SS}	AC19	Power/Other	
V _{SS}	AC25	Power/Other	
V _{SS}	AD3	Power/Other	
V _{SS}	AD9	Power/Other	
V _{SS}	AD15	Power/Other	
V _{SS}	AD17	Power/Other	
V _{SS}	AD23	Power/Other	
V _{SS}	AE6	Power/Other	
V _{SS}	AE11	Power/Other	
V _{SS}	AE21	Power/Other	
V _{SS}	AE27	Power/Other	
V _{SSA}	AA5	Power/Other	Input
V _{SS_CACHE_SENSE}	C31	Power/Other	Output
V _{SSSENSE}	D26	Power/Other	Output
V _{TT}	B12	Power/Other	
V _{TT}	C10	Power/Other	
V _{TT}	E12	Power/Other	
V _{TT}	F10	Power/Other	
V _{TT}	Y10	Power/Other	
V _{TT}	AA12	Power/Other	
V _{TT}	AC10	Power/Other	
V _{TT}	AD12	Power/Other	
V _{TT}	AE4	Power/Other	
VTTEN	E1	Power/Other	Output



4.1.2 Pin Listing by Pin Number

Table 4-2.Pin Listing by Pin Number (Sheet 1 of 16)

(Sneet 1 of 16)			
Pin No.	Pin Name	Signal Buffer Type	Direction
A1	VID5	Power/Other	Output
A2	CVID3	Power/Other	Output
А3	SKTOCC#	Power/Other	Output
A4	Don't Care		
A5	V _{SS}	Power/Other	
A6	A32#	Source Sync	Input/Output
A7	A33#	Source Sync	Input/Output
A8	V _{CC}	Power/Other	
A9	A26#	Source Sync	Input/Output
A10	A20#	Source Sync	Input/Output
A11	V _{SS}	Power/Other	
A12	A14#	Source Sync	Input/Output
A13	A10#	Source Sync	Input/Output
A14	V _{CC}	Power/Other	
A15	FORCEPR#	Power/Other	Input
A16	TEST_BUS	Power/Other	Input
A17	LOCK#	Common Clk	Input/Output
A18	V _{CC}	Power/Other	
A19	A7#	Source Sync	Input/Output
A20	A4#	Source Sync	Input/Output
A21	V _{SS}	Power/Other	
A22	A3#	Source Sync	Input/Output
A23	HITM#	Common Clk	Input/Output
A24	V _{CC}	Power/Other	
A25	TMS	TAP	Input
A26	ID0#	Common Clk	Input
A27	V _{SS}	Power/Other	
A28	IDS#	Common Clk	Input
A29	V_{SS}	Power/Other	
A30	ID7#	Common Clk	Input
A31	Reserved		
B1	VIDPWRGD	Power/Other	Input
B2	V _{SS}	Power/Other	
В3	VID4	Power/Other	Output
B4	Don't Care	Power/Other	
B5	ODTEN	Power/Other	Input
В6	A38#	Source Sync	Input/Output
В7	A31#	Source Sync	Input/Output
В8	A27#	Source Sync	Input/Output

Table 4-2.Pin Listing by Pin Number (Sheet 2 of 16)

(Sheet 2 of 16)			
Pin No.	Pin Name	Signal Buffer Type	Direction
В9	V _{SS}	Power/Other	
B10	A21#	Source Sync	Input/Output
B11	A22#	Source Sync	Input/Output
B12	V _{TT}	Power/Other	
B13	A13#	Source Sync	Input/Output
B14	A12#	Source Sync	Input/Output
B15	V _{SS}	Power/Other	
B16	A11#	Source Sync	Input/Output
B17	V _{SS}	Power/Other	
B18	A5#	Source Sync	Input/Output
B19	REQ0#	Common Clk	Input/Output
B20	V _{CC}	Power/Other	
B21	REQ1#	Common Clk	Input/Output
B22	REQ4#	Common Clk	Input/Output
B23	V _{SS}	Power/Other	
B24	LINTO/INTR	Async GTL+	Input
B25	PROCHOT#	Power/Other	Output
B26	ID1#	Common Clk	Input
B27	V _{CCSENSE}	Power/Other	Output
B28	V _{SS}	Power/Other	
B29	ID5#	Common Clk	Input
B30	ID6#	Common Clk	Input
B31	V _{CC_CACHE_SENSE}	Power/Other	
C1	Don't Care		
C2	CVID2	Power/Other	Output
C3	VID3	Power/Other	Output
C4	V _{CC}	Power/Other	
C5	Don't Care		
C6	RSP#	Common Clk	Input
C7	V _{SS}	Power/Other	
C8	A35#	Source Sync	Input/Output
C9	A34#	Source Sync	Input/Output
C10	V _{TT}	Power/Other	
C11	A30#	Source Sync	Input/Output
C12	A23#	Source Sync	Input/Output
C13	V _{SS}	Power/Other	
C14	A16#	Source Sync	Input/Output
C15	A15#	Source Sync	Input/Output
C16	A39#	Source Sync	Input/Output



Table 4-2.Pin Listing by Pin Number (Sheet 3 of 16)

Pin No.	Pin Name	Signal Buffer Type	Direction
C17	A8#	Source Sync	Input/Output
C17	A6#	· ·	• • •
		Source Sync	Input/Output
C19	V _{SS}	Power/Other	/
C20	REQ3#	Common Clk	Input/Output
C21	REQ2#	Common Clk	Input/Output
C22	V _{CC}	Power/Other	
C23	DEFER#	Common Clk	Input
C24	TDI	TAP	Input
C25	V_{SS}	Power/Other	Input
C26	IGNNE#	Async GTL+	Input
C27	SMI#	Async GTL+	Input
C28	ID4#	Common Clk	Input
C29	V _{SS}	Power/Other	
C30	V _{CC}	Power/Other	
C31	V _{SS_CACHE_SENSE}	Power/Other	
D1	CVID1	Power/Other	Output
D2	V _{SS}	Power/Other	
D3	VID2	Power/Other	Output
D4	STPCLK#	Async GTL+	Input
D5	V _{SS}	Power/Other	
D6	INIT#	Async GTL+	Input
D7	MCERR#	Common Clk	Input/Output
D8	V _{CC}	Power/Other	
D9	AP1#	Common Clk	Input/Output
D10	BR3#	Common Clk	Input
D11	V _{SS}	Power/Other	
D12	A29#	Source Sync	Input/Output
D13	A25#	Source Sync	Input/Output
D14	V _{CC}	Power/Other	
D15	A18#	Source Sync	Input/Output
D16	A17#	Source Sync	Input/Output
D17	A9#	Source Sync	Input/Output
D18	V _{CC}	Power/Other	
D19	ADS#	Common Clk	Input/Output
D20	BR0#	Common Clk	Input/Output
D21	V _{SS}	Power/Other	
D22	RS1#	Common Clk	Input
D23	BPRI#	Common Clk	Input
D24	V _{CC}	Power/Other	
D25	ID2#	Common Clk	Input
2 _ 3		Jonation Cik	put

Table 4-2.Pin Listing by Pin Number (Sheet 4 of 16)

Pin No.	Pin Name	Signal Buffer Type	Direction
D26	V _{SSSENSE}	Power/Other	Output
D27	ID3#	Common Clk	Input
D28	V_{SS}	Power/Other	
D29	OOD#	Common Clk	Input
D30	V_{SS}	Power/Other	
D31	V _{CC}	Power/Other	
E1	VTTEN	Power/Other	Output
E2	CVID0	Power/Other	Output
E3	VID1	Power/Other	Output
E4	BPM5#	Common Clk	Input/Output
E5	IERR#	Common Clk	Output
E6	V _{CC}	Power/Other	
E7	BPM2#	Common Clk	Input/Output
E8	BPM4#	Common Clk	Input/Output
E9	V _{SS}	Power/Other	
E10	AP0#	Common Clk	Input/Output
E11	BR2#	Common Clk	Input
E12	V _{TT}	Power/Other	
E13	A28#	Source Sync	Input/Output
E14	A24#	Source Sync	Input/Output
E15	V _{SS}	Power/Other	
E16	Reserved		
E17	V _{SS}	Power/Other	
E18	DRDY#	Common Clk	Input/Output
E19	TRDY#	Common Clk	Input
E20	V _{CC}	Power/Other	
E21	RS0#	Common Clk	Input
E22	HIT#	Common Clk	Input/Output
E23	V _{SS}	Power/Other	
E24	TCK	TAP	Input
E25	TDO	TAP	Output
E26	V _{CC}	Power/Other	
E27	FERR#/PBE#	Async GTL+	Output
E28	V _{CC}	Power/Other	
E29	V _{SS}	Power/Other	
E30	V _{CC}	Power/Other	
E31	V _{SS}	Power/Other	
F1	V _{CC}	Power/Other	
F2	V _{SS}	Power/Other	
F3	VID0	Power/Other	Output



Table 4-2.Pin Listing by Pin Number (Sheet 5 of 16)

Signal Buffer Type Pin No. Direction Pin Name F4 V_{CC} Power/Other F5 ВРМ3# Common Clk Input/Output F6 BPM0# Common Clk Input/Output F7 V_{SS} Power/Other F8 BPM1# Common Clk Input/Output F9 GTLREF3 Power/Other Input F10 V_{TT} Power/Other F11 BINIT# Common Clk Input/Output F12 BR1# Common Clk Input F13 Power/Other V_{SS} F14 ADSTB1# Source Sync Input/Output F15 A19# Source Sync Input/Output F16 A36# Source Sync Input/Output F17 ADSTB0# Source Sync Input/Output F18 DBSY# Input/Output Common Clk F19 V_{SS} Power/Other F20 BNR# Common Clk Input/Output F21 RS2# Common Clk Input F22 A37# Source Sync Input/Output GTLREF2 F23 Power/Other Input F24 TRST# TAP Input F25 Power/Other V_{SS} F26 THERMTRIP# Async GTL+ Output F27 A20M# Async GTL+ Input F28 V_{SS} Power/Other F29 Power/Other V_{CC} F30 V_{SS} Power/Other F31 Power/Other V_{CC} G1 Power/Other V_{SS} G2 V_{CC} Power/Other G3 V_{SS} Power/Other G4 Power/Other V_{CC} G5 Power/Other V_{SS} G6 Power/Other V_{CC} BOOT_SELECT Power/Other G7 Input G8 Power/Other V_{CC} G9 V_{SS} Power/Other G23 LINT1/NMI Async GTL+ Input G24 V_{CC} Power/Other G25 V_{SS} Power/Other

Table 4-2.Pin Listing by Pin Number (Sheet 6 of 16)

Pin No.	Pin Name	Signal Buffer Type	Direction
G26	V _{CC}	Power/Other	
G27	V _{SS}	Power/Other	
G28	V _{CC}	Power/Other	
G29	V_{SS}	Power/Other	
G30	V _{CC}	Power/Other	
G31	V _{SS}	Power/Other	
H1	V _{CACHE}	Power/Other	
H2	V_{SS}	Power/Other	
НЗ	V _{CACHE}	Power/Other	
H4	V_{SS}	Power/Other	
H5	V _{CACHE}	Power/Other	
H6	V _{SS}	Power/Other	
H7	V _{CACHE}	Power/Other	
Н8	V_{SS}	Power/Other	
H9	V _{CACHE}	Power/Other	
H23	V _{CC}	Power/Other	
H24	V_{SS}	Power/Other	
H25	V _{CC}	Power/Other	
H26	V_{SS}	Power/Other	
H27	V _{CC}	Power/Other	
H28	V _{SS}	Power/Other	
H29	V _{CC}	Power/Other	
H30	V_{SS}	Power/Other	
H31	V _{CC}	Power/Other	
J1	V_{SS}	Power/Other	
J2	V _{CC}	Power/Other	
J3	V _{SS}	Power/Other	
]4	V _{CC}	Power/Other	
J5	V _{SS}	Power/Other	
Ј6	V _{CC}	Power/Other	
J7	V _{SS}	Power/Other	
Ј8	V _{CC}	Power/Other	
J9	V _{SS}	Power/Other	
J23	V _{SS}	Power/Other	
J24	V _{CC}	Power/Other	
J25	V _{SS}	Power/Other	
J26	V _{CC}	Power/Other	
J27	V _{SS}	Power/Other	
J28	V _{CC}	Power/Other	
J29	V _{SS}	Power/Other	



Table 4-2.Pin Listing by Pin Number (Sheet 7 of 16)

Signal Buffer Type **Pin Name** Pin No. Direction J30 V_CC Power/Other J31 Power/Other V_{SS} K1 Power/Other V_{CACHE} V_{SS} K2 Power/Other КЗ Power/Other V_{CACHE} K4 Power/Other V_{SS} K5 V_{CACHE} Power/Other K6 V_{SS} Power/Other K7 Power/Other V_{CACHE} Κ8 V_{SS} Power/Other V_{CACHE} K9 Power/Other K23 V_{CC} Power/Other K24 V_{SS} Power/Other V_{CC} K25 Power/Other K26 Power/Other V_{SS} K27 V_{CC} Power/Other K28 Power/Other V_{SS} K29 Power/Other V_{CC} K30 V_{SS} Power/Other K31 V_{CC} Power/Other V_{SS} Power/Other L1 L2 Power/Other V_{CC} L3 V_{SS} Power/Other L4 V_{CC} Power/Other L5 Power/Other V_{SS} Power/Other L6 V_{CC} L7 V_{SS} Power/Other L8 Power/Other V_{CC} L9 Power/Other V_{SS} L23 V_{SS} Power/Other L24 V_{CC} Power/Other L25 V_{SS} Power/Other L26 Power/Other V_{CC} L27 V_{SS} Power/Other L28 Power/Other V_{CC} L29 Power/Other V_{SS} L30 V_{CC} Power/Other L31 V_{SS} Power/Other М1 V_{CACHE} Power/Other Power/Other M2 V_{SS}

Table 4-2.Pin Listing by Pin Number (Sheet 8 of 16)

	1		
Pin No.	Pin Name	Signal Buffer Type	Direction
М3	V_{CACHE}	Power/Other	
M4	V_{SS}	Power/Other	
M5	V_{CACHE}	Power/Other	
M6	V_{SS}	Power/Other	
M7	V _{CACHE}	Power/Other	
M8	V _{SS}	Power/Other	
M9	V _{CACHE}	Power/Other	
M23	V _{CC}	Power/Other	
M24	V _{SS}	Power/Other	
M25	V _{CC}	Power/Other	
M26	V_{SS}	Power/Other	
M27	V _{CC}	Power/Other	
M28	V _{SS}	Power/Other	
M29	V _{CC}	Power/Other	
M30	V _{SS}	Power/Other	
M31	V _{CC}	Power/Other	
N1	V _{CACHE}	Power/Other	
N2	V _{SS}	Power/Other	
N3	V _{CACHE}	Power/Other	
N4	V _{SS}	Power/Other	
N5	V _{CACHE}	Power/Other	
N6	V _{SS}	Power/Other	
N7	V _{CACHE}	Power/Other	
N8	V _{SS}	Power/Other	
N9	V _{CACHE}	Power/Other	
N23	V _{CC}	Power/Other	
N24	V _{SS}	Power/Other	
N25	V _{CC}	Power/Other	
N26	V _{SS}	Power/Other	
N27	V _{CC}	Power/Other	
N28	V _{SS}	Power/Other	
N29	V _{CC}	Power/Other	
N30	V _{SS}	Power/Other	
N31	V _{CC}	Power/Other	
P1	V _{SS}	Power/Other	
P2	V _{CC}	Power/Other	
Р3	V _{SS}	Power/Other	
P4	V _{CC}	Power/Other	
P5	V _{SS}	Power/Other	
P6	V _{CC}	Power/Other	



Table 4-2.Pin Listing by Pin Number (Sheet 9 of 16)

Signal Buffer Type Pin No. Direction **Pin Name** Р7 V_{SS} Power/Other Р8 Power/Other V_{CC} Р9 Power/Other V_{SS} P23 V_{SS} Power/Other P24 Power/Other V_{CC} P25 Power/Other V_{SS} P26 V_{CC} Power/Other P27 V_{SS} Power/Other P28 Power/Other V_{CC} P29 V_{SS} Power/Other P30 V_CC Power/Other P31 V_{SS} Power/Other V_{CACHE} R1 Power/Other R2 V_{SS} Power/Other V_{CACHE} Power/Other R3 R4 V_{SS} Power/Other R5 V_{CACHE} Power/Other R6 Power/Other V_{SS} R7 V_{CACHE} Power/Other R8 V_{SS} Power/Other V_{CACHE} R9 Power/Other R23 Power/Other V_{CC} R24 V_{SS} Power/Other R25 V_{CC} Power/Other V_{SS} R26 Power/Other R27 Power/Other V_{CC} R28 V_{SS} Power/Other R29 Power/Other V_{CC} R30 Power/Other V_{SS} R31 V_{CC} Power/Other T1 V_{SS} Power/Other T2 V_{CC} Power/Other T3 V_{SS} Power/Other T4 V_{CC} Power/Other T5 V_{SS} Power/Other Т6 V_{CC} Power/Other T7 V_{SS} Power/Other T8 $\rm V_{\rm CC}$ Power/Other V_{SS} Т9 Power/Other T23 Power/Other V_{SS}

Table 4-2.Pin Listing by Pin Number (Sheet 10 of 16)

Pin No.	Pin Name	Signal Buffer Type	Direction
T24	V _{CC}	Power/Other	
T25	V _{SS}	Power/Other	
T26	V _{CC}	Power/Other	
T27	V _{SS}	Power/Other	
T28	V _{CC}	Power/Other	
T29	V _{SS}	Power/Other	
T30	V _{CC}	Power/Other	
T31	V _{SS}	Power/Other	
U1	V _{CACHE}	Power/Other	
U2	V _{SS}	Power/Other	
U3	V _{CACHE}	Power/Other	
U4	V _{SS}	Power/Other	
U5	V _{CACHE}	Power/Other	
U6	V _{SS}	Power/Other	
U7	V _{CACHE}	Power/Other	
U8	V _{SS}	Power/Other	
U9	V _{CACHE}	Power/Other	
U23	V _{CC}	Power/Other	
U24	V _{SS}	Power/Other	
U25	V _{CC}	Power/Other	
U26	V _{SS}	Power/Other	
U27	V _{CC}	Power/Other	
U28	V _{SS}	Power/Other	
U29	V _{CC}	Power/Other	
U30	V _{SS}	Power/Other	
U31	V _{CC}	Power/Other	
V1	V _{SS}	Power/Other	
V2	V _{CC}	Power/Other	
V3	V_{SS}	Power/Other	
V4	V _{CC}	Power/Other	
V5	V _{SS}	Power/Other	
V6	V _{CC}	Power/Other	
V7	V _{SS}	Power/Other	
V8	V _{CC}	Power/Other	
V9	V _{SS}	Power/Other	
V23	V _{SS}	Power/Other	
V24	V _{CC}	Power/Other	
V25	V _{SS}	Power/Other	
V26	V _{CC}	Power/Other	
V27	V _{SS}	Power/Other	



Table 4-2.Pin Listing by Pin Number (Sheet 11 of 16)

	(Silect 11 of	1	I
Pin No.	Pin Name	Signal Buffer Type	Direction
V28	V_{CC}	Power/Other	
V29	V_{SS}	Power/Other	
V30	V _{CC}	Power/Other	
V31	V _{SS}	Power/Other	
W1	V _{CC}	Power/Other	
W2	V _{SS}	Power/Other	
W3	Reserved		
W4	V _{SS}	Power/Other	
W5	BCLK1	FSB Clk	Input
W6	TESTHI0	Power/Other	Input
W7	TESTHI1	Power/Other	Input
W8	TESTHI2	Power/Other	Input
W9	GTLREF1	Power/Other	Input
W23	GTLREF0	Power/Other	Input
W24	V _{SS}	Power/Other	
W25	V _{CC}	Power/Other	
W26	V_{SS}	Power/Other	
W27	V _{CC}	Power/Other	
W28	V_{SS}	Power/Other	
W29	V _{CC}	Power/Other	
W30	V_{SS}	Power/Other	
W31	V _{CC}	Power/Other	
Y1	V_{SS}	Power/Other	
Y2	V _{CC}	Power/Other	
Y3	V_{SS}	Power/Other	
Y4	BCLK0	FSB Clk	Input
Y5	V_{SS}	Power/Other	
Y6	TESTHI3	Power/Other	Input
Y7	V _{SS}	Power/Other	
Y8	RESET#	Common Clk	Input
Y9	D62#	Source Sync	Input/Output
Y10	V _{TT}	Power/Other	
Y11	DSTBP3#	Source Sync	Input/Output
Y12	DSTBN3#	Source Sync	Input/Output
Y13	V _{SS}	Power/Other	
Y14	DSTBP2#	Source Sync	Input/Output
Y15	DSTBN2#	Source Sync	Input/Output
Y16	V _{CC}	Power/Other	
Y17	DSTBP1#	Source Sync	Input/Output
Y18	DSTBN1#	Source Sync	Input/Output

Table 4-2.Pin Listing by Pin Number (Sheet 12 of 16)

Pin No.	Pin Name	Signal Buffer Type	Direction
Y19	V_{SS}	Power/Other	
Y20	DSTBP0#	Source Sync	Input/Output
Y21	DSTBN0#	Source Sync	Input/Output
Y22	V _{CC}	Power/Other	
Y23	D5#	Source Sync	Input/Output
Y24	D2#	Source Sync	Input/Output
Y25	V _{SS}	Power/Other	
Y26	D0#	Source Sync	Input/Output
Y27	Reserved		
Y28	Reserved		
Y29	SM_TS1_A1	SMBus	Input
Y30	V _{CC}	Power/Other	
Y31	V_{SS}	Power/Other	
AA1	V _{CC}	Power/Other	
AA2	V _{SS}	Power/Other	
AA3	BSEL0	Power/Other	Output
AA4	DEP7#	Source Sync	Input/Output
AA5	V _{SSA}	Power/Other	Input
AA6	V _{CC}	Power/Other	
AA7	TESTHI4	Power/Other	Input
AA8	D61#	Source Sync	Input/Output
AA9	V_{SS}	Power/Other	
AA10	D54#	Source Sync	Input/Output
AA11	D53#	Source Sync	Input/Output
AA12	V _{TT}	Power/Other	
AA13	D48#	Source Sync	Input/Output
AA14	D49#	Source Sync	Input/Output
AA15	V _{SS}	Power/Other	
AA16	D33#	Source Sync	Input/Output
AA17	V _{SS}	Power/Other	
AA18	D24#	Source Sync	Input/Output
AA19	D15#	Source Sync	Input/Output
AA20	V _{CC}	Power/Other	
AA21	D11#	Source Sync	Input/Output
AA22	D10#	Source Sync	Input/Output
AA23	V _{SS}	Power/Other	
AA24	D6#	Source Sync	Input/Output
AA25	D3#	Source Sync	Input/Output
AA26	V _{CC}	Power/Other	
AA27	D1#	Source Sync	Input/Output



Table 4-2.Pin Listing by Pin Number (Sheet 13 of 16)

Signal Pin No. **Direction** Pin Name **Buffer Type** AA28 SM_TS1_A0 **SMBus** Input AA29 **SMBus** SM_EP_A0 Input AA30 Power/Other V_{SS} AA31 Power/Other V_{CC} AB1 Power/Other V_{SS} AB2 Power/Other V_{CC} BSEL1 AB3 Power/Other Output AB4 Power/Other Input V_{CCA} AB5 Power/Other V_{SS} AB6 D63# Input/Output Source Sync AB7 **PWRGOOD** Async GTL+ Input AB8 Power/Other V_{CC} AB9 DBI3# Source Sync Input/Output D55# AB10 Source Sync Input/Output AB11 V_{SS} Power/Other AB12 D51# Source Sync Input/Output D52# Input/Output AB13 Source Sync AB14 Power/Other V_{CC} D37# **AB15** Source Sync Input/Output D32# AB16 Source Sync Input/Output Source Sync **AB17** D31# Input/Output **AB18** Power/Other V_{CC} AB19 D14# Source Sync Input/Output AB20 D12# Source Sync Input/Output V_{SS} AB21 Power/Other AB22 D13# Source Sync Input/Output AB23 D9# Source Sync Input/Output AB24 V_{CC} Power/Other AB25 D8# Source Sync Input/Output AB26 D7# Source Sync Input/Output AB27 V_{SS} Power/Other AB28 SM_EP_A2 SMBus Input **AB29** SM_EP_A1 **SMBus** Input AB30 Power/Other V_{CC} AB31 Power/Other V_{SS} AC1 Don't Care AC2 V_{SS} Power/Other AC3 Power/Other V_{CC} DEP6# AC4 Source Sync Input/Output D60# AC5 Source Sync Input/Output

Table 4-2.Pin Listing by Pin Number (Sheet 14 of 16)

		_		
Pin No.	Pin Name	Signal Buffer Type	Direction	
AC6	D59#	Source Sync	Input/Output	
AC7	V_{SS}	Power/Other		
AC8	D56#	Source Sync	Input/Output	
AC9	D47#	Source Sync	Input/Output	
AC10	V _{TT}	Power/Other		
AC11	D43#	Source Sync	Input/Output	
AC12	D41#	Source Sync	Input/Output	
AC13	V _{SS}	Power/Other		
AC14	D50#	Source Sync	Input/Output	
AC15	DP2#	Common Clk	Input/Output	
AC16	V _{CC}	Power/Other		
AC17	D34#	Source Sync	Input/Output	
AC18	DP0#	Common Clk	Input/Output	
AC19	V _{SS}	Power/Other		
AC20	D25#	Source Sync	Input/Output	
AC21	D26#	Source Sync	Input/Output	
AC22	V _{CC}	Power/Other		
AC23	D23#	Source Sync	Input/Output	
AC24	D20#	Source Sync	Input/Output	
AC25	V_{SS}	Power/Other		
AC26	D17#	Source Sync	Input/Output	
AC27	DBI0#	Source Sync	Input/Output	
AC28	SM_CLK	SMBus	Input	
AC29	SM_DAT	SMBus	Output	
AC30	Don't Care			
AC31	V _{CC}	Power/Other		
AD1	V _{CCPLL}	Power/Other	Input	
AD2	V _{CC}	Power/Other		
AD3	V_{SS}	Power/Other		
AD4	V _{CCIOPLL}	Power/Other	Input	
AD5	TESTHI5	Power/Other	Input	
AD6	DEP5#	Source Sync	Input/Output	
AD7	D57#	Source Sync	Input/Output	
AD8	D46#	Source Sync	Input/Output	
AD9	V_{SS}	Power/Other		
AD10	D45#	Source Sync	Input/Output	
AD11	D40#	Source Sync	Input/Output	
AD12	V _{TT}	Power/Other		
AD13	D38#	Source Sync	Input/Output	
AD14	D39#	Source Sync	Input/Output	



Table 4-2.Pin Listing by Pin Number (Sheet 15 of 16)

Pin No.	Pin Name	Signal Buffer Type	Direction
AD15	V _{SS}	Power/Other	
AD16	COMP0	Power/Other	Input
AD17	V _{SS}	Power/Other	
AD18	D36#	Source Sync	Input/Output
AD19	D30#	Source Sync	Input/Output
AD20	V _{CC}	Power/Other	
AD21	D29#	Source Sync	Input/Output
AD22	DBI1#	Source Sync	Input/Output
AD23	V _{SS}	Power/Other	
AD24	D21#	Source Sync	Input/Output
AD25	D18#	Source Sync	Input/Output
AD26	V _{CC}	Power/Other	
AD27	D4#	Source Sync	Input/Output
AD28	SM_ALERT#	SMBus	Output
AD29	SM_WP	SMBus	Input
AD30	DEP1#	Source Sync	Input/Output
AD31	DEP0#	Source Sync	Input/Output
AE2	Don't Care		
AE3	Don't Care		
AE4	V _{TT}		
AE5	TESTHI6	Power/Other	Input
AE6	V _{SS}	Power/Other	
AE7	D58#	Source Sync	Input/Output

Table 4-2.Pin Listing by Pin Number (Sheet 16 of 16)

Pin No.	Pin Name	Signal Buffer Type	Direction
AE8	DEP4#	Source Sync	Input/Output
AE9	D44#	Source Sync	Input/Output
AE10	D42#	Source Sync	Input/Output
AE11	V _{SS}	Power/Other	
AE12	DBI2#	Source Sync	Input/Output
AE13	D35#	Source Sync	Input/Output
AE14	V _{CC}	Power/Other	
AE15	DEP3#	Source Sync	Input/Output
AE16	DEP2#	Source Sync	Input/Output
AE17	DP3#	Common Clk	Input/Output
AE18	V _{CC}	Power/Other	
AE19	DP1#	Common Clk	Input/Output
AE20	D28#	Source Sync	Input/Output
AE21	V_{SS}	Power/Other	
AE22	D27#	Source Sync	Input/Output
AE23	D22#	Source Sync	Input/Output
AE24	V _{CC}	Power/Other	
AE25	D19#	Source Sync	Input/Output
AE26	D16#	Source Sync	Input/Output
AE27	V _{SS}	Power/Other	
AE28	SM_VCC	Power/Other	
AE29	SM_VCC	Power/Other	
AE30	Reserved		





5 Signal Definitions

5.1 Signal Definitions

Table 5-1. Signal Definitions (Sheet 1 of 8)

Name	Туре	Description				
A[39:3]#	I/O	A[39:3]# (Address) define a 2^{40} -byte physical memory address space. In subphase 1 of the address phase, these pins transmit the address of a transaction. In sub-phase 2, these pins transmit transaction type information. These signals must connect the appropriate pins of all agents on the Dual-Core Intel Xeon processor 7100 series front side bus. A[39:3]# are protected by parity signals AP[1:0]#. A[39:3]# are source synchronous signals and are latched into the receiving buffers by ADSTB[1:0]#.				
		On the active-to-inactive transition of the A[39:3]# pins to determine the Section 7.1.				
A20M#	I	If A20M# (Address-20 Mask) is asserted, the processor masks physical address bit 20 (A20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at the 1-Mbyte boundary. Assertion of A20M# is only supported in real mode.				
		A20M# is an asynchronous signal. H following an I/O write instruction, it response.				
ADS#	I/O	ADS# (Address Strobe) is asserted to indicate the validity of the transaction address on the A[39:3]# and transaction request type on REQ[4:0]# pins. All bus agents observe the ADS# activation to begin parity checking, protocol checking, address decode, internal snoop, or deferred reply ID match operations associated with the new transaction. This signal must connect the appropriate pins on all Dual-Core Intel Xeon processor 7100 series processor front side bus agents.				
ADSTB[1:0]#	I/O	Address strobes are used to latch A[39:3]# and REQ[4:0]# on their rising and falling edge.				
AP[1:0]#	I/O	AP[1:0]# (Address Parity) are driven by the requestor one common clock after ADS#, A[39:3]#, REQ[4:0]# are driven. A correct parity signal is electrically high if an even number of covered signals are electrically low and electrically low if an odd number of covered signals are electrically low. This allows parity to be electrically high when all the covered signals are electrically high. AP[1:0]# should connect the appropriate pins of all Dual-Core Intel Xeon processor 7100 series front side bus agents. The following table defines the coverage for these signals.				
		Request Signals	Subphase 1	Subphase 2		
		A[39:24]#	AP0#	AP1#		
		A[23:3]#	AP1#	AP0#		
		REQ[4:0]#	AP1#	AP0#		
BCLK[1:0]	I	The differential bus clock pair BCLK[1:0] determines the bus frequency. All processor front side bus agents must receive these signals to drive their outputs and latch their inputs. All external timing parameters are specified with respect to the rising edge of BCLK0 crossing the falling edge of BCLK1.				



Table 5-1. Signal Definitions (Sheet 2 of 8)

Name	Туре	Description
BINIT#	I/O	BINIT# (Bus Initialization) may be observed and driven by all processor front side bus agents. If used, BINIT# must connect the appropriate pins of all such agents. If the BINIT# driver is enabled, BINIT# is asserted to signal any bus condition that prevents reliable future operation.
		If BINIT# observation is enabled during power-on configuration (see Section 7.1) and BINIT# is sampled asserted, symmetric agents reset their bus LOCK# activity and bus request arbitration state machines. The bus agents do not reset their I/O Queue (IOQ) and transaction tracking state machines upon observation of BINIT# assertion. Once the BINIT# assertion has been observed, the bus agents will re-arbitrate for the front side bus and attempt completion of their bus queue and IOQ entries. If BINIT# observation is enabled during power on configuration, a central agent may handle an assertion of BINIT# as appropriate to the error handling
		architecture of the system.
BNR#	I/O	BNR# (Block Next Request) is used to assert a bus stall by any bus agent who is unable to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new transactions.
		Since multiple agents might need to request a bus stall at the same time, BNR# is a wire-OR signal which must connect the appropriate pins of all processor system bus agents. In order to avoid wire-OR glitches associated with simultaneous edge transitions driven by multiple drivers, BNR# is activated on specific clock edges and sampled on specific clock edges.
BOOT_ SELECT	I	The BOOT_SELECT input informs the processor whether the platform supports the Dual-Core Intel Xeon processor 7100 series. Incompatible platform designs will have this input connected to $V_{\rm SS}$. Thus, this pin is essentially an electrical key to prevent the Dual-Core Intel Xeon processor 7100 series from running in a system that is not designed for it. For platforms that are designed to support the Dual-Core Intel Xeon processor 7100 series, this pin should be changed to a no-connect.
BPM[5:0]#	I/O	BPM[5:0]# (Breakpoint Monitor) are breakpoint and performance monitor signals. They are outputs from the processor which indicate the status of breakpoints and programmable counters used for monitoring processor performance. BPM[5:0]# should connect the appropriate pins of all Dual-Core Intel Xeon processor 7100 series front side bus agents.
		BPM4# provides PRDY# (Probe Ready) functionality for the TAP port. PRDY# is a processor output used by debug tools to determine processor debug readiness.
		BPM5# provides PREQ# (Probe Request) functionality for the TAP port. PREQ# is a processor input and is used by debug tools to request debug operation of the processors. BPM[5:4]# must be bussed to all bus agents. Please refer to the appropriate platform design guide for more detailed information.
BPRI#	I	BPRI# (Bus Priority Request) is used to arbitrate for ownership of the processor front side bus. It must connect the appropriate pins of all processor front side bus agents. Observing BPRI# active (as asserted by the priority agent) causes all other agents to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until its requests are issued, then releases the bus by deasserting BPRI#.



Table 5-1. Signal Definitions (Sheet 3 of 8)

Name	Туре	Description				
BR0# BR[3:1]#	I/O I	BR[3:0]# (Bus Request) drive the BREQ[3:0]# signals in the system. The BREQ[3:0]# signals are interconnected in a rotating manner to individual processor pins. The tables below give the rotating interconnect between the processor and bus signals for 3-load configurations.				
		BR[3:0]# Signals Rotating Interconnect, 3-Load Configuration				
		Bus Signal	Agent 0 Pins	Agent 1 Pins		
		BREQ0#	BR0#	BR1#		
		BREQ1#	BR1#	BR0#		
		BREQ2#	BR2#	BR3#		
		BREQ3#	BR3#	BR2#		
		signal. All symme	etric agents sam n of RESET#. Th	ple their BR[3:0	must assert the BRO# bus]# pins on the active-to- agent samples asserted	
BSEL[1:0]	0	These output signals are used to select the front side bus frequency. The frequency is determined by the processor(s), chipset, and frequency synthesizer capabilities. All front side bus agents must operate at the same frequency. Individual processors will only operate at their specified front side bus frequency. See the appropriate platform design guide for implementation examples. See Table 2-3 for output values. Refer to the appropriate platform design guide for termination recommendations.				
COMP0	I	COMP0 must be terminated to V_{SS} on the baseboard using precision resistors. This input configures the AGTL+ drivers of the processor. Refer to the appropriate platform design guide and Table 2-23 for implementation details.				
CVID[3:0]	0	CVID[3:0] (Cache Voltage ID) pins are used to support automatic selection of V_{CACHE} . These are open drain signals that are driven by the processor and must be pulled to no more than 3.3 V (+5% tolerance) with a resistor. Conversely, the V_{CACHE} VR output must be disabled prior to the voltage supply for these pins becoming invalid. The CVID pins are needed to support processor voltage specification variations. See Table 2-5 for definitions of these pins. The V_{CACHE} VR must supply the voltage that is requested by these pins, or disable itself.				
D[63:0]#	I/O	D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path between the processor front side bus agents, and must connect the appropriate pins on all such agents. The data driver asserts DRDY# to indicate a valid data transfer. D[63:0]# are quad-pumped signals, and will thus be driven four times in a common clock period. D[63:0]# are latched off the falling edge of both DSTBP[3:0]# and DSTBN[3:0]#. Each group of 16 data signals correspond to a pair of one DSTBP# and one DSTBN#. The following table shows the grouping of data signals to strobes and DBI#. Furthermore, the DBI# pins determine the polarity of the data signals. Each group of 16 data signals corresponds to one DBI# signal. When the DBI# signal is active, the corresponding data group is inverted and therefore sampled active high.				
DBI[3:0]#	I/O	DBI[3:0]# are source synchronous and indicate the polarity of the D[63:0]# and DEP[7:0]# signals. The DBI[3:0]# signals are activated when the data on the data bus is inverted. If more than half the data bits, within an 18-bit group (including ECC bits), would have been asserted electrically low, the bus agent may invert the data bus and corresponding ECC signals for that particular subphase for that 18-bit group.				
DBSY#	I/O	DBSY# (Data Bus Busy) is asserted by the agent responsible for driving data on the processor front side bus to indicate that the data bus is in use. The data bus is released after DBSY# is deasserted. This signal must connect the appropriate pins on all processor front side bus agents.				
DEFER#	I	DEFER# is asserted by an agent to indicate that a transaction cannot be guaranteed in-order completion. Assertion of DEFER# is normally the responsibility of the addressed memory or I/O agent. This signal must connect the appropriate pins of all processor front side bus agents.				



Table 5-1. Signal Definitions (Sheet 4 of 8)

Name	Type	Description
DEP[7:0]#	I/O	The DEP[7:0]# (data bus ECC protection) signals provide optional ECC protection for the data bus. They are driven by the agent responsible for driving D[63:0]#, and, if ECC is implemented, must connect the appropriate pins of all bus agents which use them. Furthermore, the DBI# pins determine the polarity of the ECC signals. Each pair of 2 ECC signals corresponds to one DBI# signal. When the DBI# signal is active, the corresponding ECC pair is inverted and therefore sampled active high.
DP[3:0]#	I/O	DP[3:0]# (Data Parity) provide optional parity protection for the data bus. They are driven by the agent responsible for driving D[63:0]#, and, if parity is implemented, must connect the appropriate pins of all bus agents which use them.
DRDY#	I/O	DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of all processor front side bus agents.
DSTBN[3:0]#	I/O	Data strobe used to latch in D[63:0]#, DEP[7:0]# and DBI[3:0]#.
DSTBP[3:0]#	I/O	Data strobe used to latch in D[63:0]#, DEP[7:0]# and DBI[3:0]#.
FERR#/PBE#	0	FERR#/PBE# (floating-point error/pending break event) is a multiplexed signal and its meaning is qualified by STPCLK#. When STPCLK# is not asserted, FERR#/PBE# indicates a floating-point error and will be asserted when the processor detects an unmasked floating-point error. When STPCLK# is not asserted, FERR#/PBE# is similar to the ERROR# signal on the Intel 387 coprocessor, and is included for compatibility with systems using MS-DOS*-type floating-point error reporting. When STPCLK# is asserted, an assertion of FERR#/PBE# indicates that the processor has a pending break event waiting for service. The assertion of FERR#/PBE# indicates that the processor should be returned to the Normal state. For additional information on the pending break event functionality, including the identification of support of the feature and enable/disable information, refer to Vol 3 of the Intel ** Architecture Software Developer's Manual* and the Intel** Processor Identification and the CPUID Instruction*
FORCEPR#	I	This input can be used to force activation of the Thermal Control Circuit.
GTLREF[3:0]	I	GTLREF determines the signal reference level for AGTL+ input pins. GTLREF is used by the AGTL+ receivers to determine if a signal is an electrical 0 or an electrical 1. Please refer to Table 2-23 for further details.
HIT# HITM#	I/O I/O	HIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction snoop operation results. Any front side bus agent may assert both HIT# and HITM# together to indicate that it requires a snoop stall, which can be continued by reasserting HIT# and HITM# together, every other common clock. Since multiple agents may deliver snoop results at the same time, HIT# and HITM# are wire-OR signals which must connect the appropriate pins of all processor front side bus agents. In order to avoid wire-OR glitches associated with simultaneous edge transitions driven by multiple drivers, HIT# and HITM# are activated on specific clock edges and sampled on specific clock edges.
ID[7:0]#	I	ID[7:0]# are the Transaction ID signals. They are driven during the Deferred Phase by the deferring agent.
IDS#	I	IDS# is the ID Strobe signal. It is asserted to begin the Deferred Phase.
IERR#	0	IERR# (Internal Error) is asserted by a processor as the result of an internal error. Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the processor front side bus. This transaction may optionally be converted to an external error signal (e.g., NMI) by system core logic. The processor will keep IERR# asserted until the assertion of RESET#.
IGNNE#	I	IGNNE# (Ignore Numeric Error) is asserted to force the processor to ignore a numeric error and continue to execute noncontrol floating-point instructions. If IGNNE# is deasserted, the processor generates an exception on a noncontrol floating-point instruction if a previous floating-point instruction caused an error. IGNNE# has no effect when the NE bit in control register 0 (CR0) is set. IGNNE# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it must be valid a 6 clks before the I/O write's response.



Table 5-1. Signal Definitions (Sheet 5 of 8)

Name	Туре	Description
INIT#	I	INIT# (Initialization), when asserted, resets integer registers inside all processors without affecting their internal caches or floating-point registers. Each processor then begins execution at the power-on Reset vector configured during power-on configuration. The processor continues to handle snoop requests during INIT# assertion. INIT# is an asynchronous signal and must connect the appropriate pins of all processor front side bus agents. If INIT# is sampled active on the active to inactive transition of RESET#, then the processor executes its Built-in Self-Test (BIST).
LINTO/INTR LINT1/NMI	I	LINT[1:0] (Local APIC Interrupt) must connect the appropriate pins of all front side bus agents. When the APIC functionality is disabled, the LINT0 signal becomes INTR, a maskable interrupt request signal, and LINT1 becomes NMI, a nonmaskable interrupt. INTR and NMI are backward compatible with the signals of those names on the Pentium processor. Both signals are asynchronous. These signals must be software configured via BIOS programming of the APIC register space to be used either as NMI/INTR or LINT[1:0]. Because the APIC is enabled by default after Reset, operation of these pins as LINT[1:0] is the default configuration.
LOCK#	I/O	LOCK# indicates to the system that a set of transactions must occur atomically. This signal must connect the appropriate pins of all processor front side bus agents. For a locked sequence of transactions, LOCK# is asserted from the beginning of the first transaction to the end of the last transaction. When the priority agent asserts BPRI# to arbitrate for ownership of the processor front side bus, it will wait until it observes LOCK# deasserted. This enables symmetric agents to retain ownership of the processor front side bus throughout the bus locked operation and ensure the atomicity of lock.
MCERR#	I/O	MCERR# (Machine Check Error) is asserted to indicate an unrecoverable error or a bus protocol violation. It may be driven by all processor front side bus agents. MCERR# assertion conditions are configurable at a system level. Assertion options are defined as follows: • Enabled or disabled. • Asserted, if configured, for internal errors along with IERR#. • Asserted, if configured, by the request initiator of a bus transaction after it observes an error. • Asserted by any bus agent when it observes an error in a bus transaction. For more details regarding machine check architecture, refer to the IA-32 Intel® Software Developer's Manual, Volume 3: System Programming Guide or the BIOS Writer's Guide which includes the Dual-Core Intel® Xeon® Processor 7100 Series processor. Since multiple agents may drive this signal at the same time, MCERR# is a wired-OR signal which must connect the appropriate pins of all processor front side bus agents. In order to avoid wire-OR glitches associated with simultaneous edge transitions driven by multiple drivers, MCERR# is activated on specific clock edges and sampled on specific clock edges.
ODTEN	I	ODTEN (On-die termination enable) should be connected to V_{TT} through a resistor to enable on-die termination for end bus agents. For middle bus agents, pull this signal down via a resistor to ground to disable on-die termination. Whenever ODTEN is high, on-die termination will be active, regardless of other states of the bus.
OOD#	I	OOD# allows data delivery to occur subsequent to IDS# assertion during the Deferred Phase.
PROCHOT#	0	The assertion of PROCHOT# (processor hot) indicates that the processor die temperature has reached its thermal limit. See Section 6.2.4 for more details.
PWRGOOD	I	PWRGOOD (Power Good) is an input. The processor requires this signal to be a clean indication that all Dual-Core Intel Xeon processor 7100 series clocks and power supplies are stable and within their specifications. "Clean" implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high state. PWRGOOD can be driven inactive at any time, but clocks and power must again be stable before a subsequent rising edge of PWRGOOD. The PWRGOOD signal must be supplied to the processor. This signal is used to protect internal circuits against voltage sequencing issues. It should be driven high throughout boundary scan operation.



Table 5-1. Signal Definitions (Sheet 6 of 8)

Name	Туре	Description
REQ[4:0]#	I/O	REQ[4:0]# (Request Command) must connect the appropriate pins of all processor front side bus agents. They are asserted by the current bus owner to define the currently active transaction type. These signals are source synchronous to ADSTB[1:0]#. Refer to the AP[1:0]# signal description for details on parity checking of these signals.
RESET#	I	Asserting the RESET# signal resets all processors to known states and invalidates their internal caches without writing back any of their contents. For a power-on Reset, RESET# must stay active for at least 1 ms after VCC and BCLK have reached their specified levels. On observing active RESET#, all front side bus agents will deassert their outputs within two clocks. RESET# must not be kept asserted for more than 10 ms. A number of bus signals are sampled at the active-to-inactive transition of RESET# for power-on configuration. These configuration options are described in Section 7.1.
RS[2:0]#	I	RS[2:0]# (Response Status) are driven by the response agent (the agent responsible for completion of the current transaction), and must connect to the appropriate pins of all processor front side bus agents.
RSP#	I	RSP# (Response Parity) is driven by the response agent (the agent responsible for completion of the current transaction) during assertion of RS[2:0]#, the signals for which RSP# provides parity protection. It must connect to the appropriate pins of all processor front side bus agents. A correct parity signal is electrically high if an even number of covered signals are electrically low and electrically low if an odd number of covered signals are electrically low. If RS[2:0]# are all electrically high, RSP# is also electrically high, since this indicates it is not being driven by any agent guaranteeing correct parity.
SKTOCC#	0	SKTOCC# (Socket occupied) will be pulled to ground by the processor to indicate that the processor is present. There is no connection to the processor silicon for this signal.
SM_ALERT#	0	SM_ALERT# (SMBus Alert) is an asynchronous interrupt line associated with the SMBus Thermal Sensor device. It is an open-drain output and the processor includes a $10 \mathrm{k}\Omega$ pull-up resistor to SM_VCC for this signal. For more information on the usage of the SM_ALERT# pin, see Section 7.4.9.
SM_CLK	I/O	The SM_CLK (SMBus Clock) signal is an input clock to the system management logic which is required for operation of the system management features of the Dual-Core Intel Xeon processor 7100 series. This clock is driven by the SMBus controller and is asynchronous to other clocks in the processor. The processor includes a 10 $\rm k\Omega$ pull-up resistor to SM_VCC for this signal.
SM_DAT	I/O	The SM_DAT (SMBus Data) signal is the data signal for the SMBus. This signal provides the single-bit mechanism for transferring data between SMBus devices. The processor includes a 10 k Ω pull-up resistor to SM_VCC for this signal.
SM_EP_A[2:0]	I	The SM_EP_A (EEPROM Select Address) pins are decoded on the SMBus in conjunction with the upper address bits in order to maintain unique addresses on the SMBus in a system with multiple processors. To set an SM_EP_A line high, a pull-up resistor should be used that is no larger than 1 k Ω . The processor includes a 10 k Ω pull-down resistor to V $_{SS}$ for each of these signals. For more information on the usage of these pins, see Section 7.4.1.
SM_TS_A[1:0]	I	The SM_TS_A (Thermal Sensor Select Address) pins are decoded on the SMBus in conjunction with the upper address bits in order to maintain unique addresses on the SMBus in a system with multiple processors. The device's addressing, as implemented, includes a Hi-Z state for both address pins. The use of the Hi-Z state is achieved by leaving the input floating (unconnected). For more information on the usage of these pins, see Section 7.4.1.
SM_VCC	I	SM_VCC provides power to the SMBus components on the Dual-Core Intel Xeon processor 7100 series package.
SM_WP	I	WP (Write Protect) can be used to write protect the Scratch EEPROM. The Scratch EEPROM is write-protected when this input is pulled high to SM_VCC. The processor includes a 10 k Ω pull-down resistor to V _{SS} for this signal.



Table 5-1. Signal Definitions (Sheet 7 of 8)

Name	Туре	Description
SMI#	I	SMI# (System Management Interrupt) is asserted asynchronously by system logic. On accepting a System Management Interrupt, processors save the current state and enter System Management Mode (SMM). An SMI Acknowledge transaction is issued, and the processor begins program execution from the SMM handler. On the Dual-Core Intel Xeon processor 7100 series, it is required that SMI# assertion be observed 8 BCLKs before the Response Status (RS[2:0]#) is observed by the processor. If SMI# is asserted during the deassertion of RESET#, the processor will tristate its outputs.
STPCLK#	I	STPCLK# (Stop Clock), when asserted, causes processors to enter a low power Stop-Grant state. The processor issues a Stop-Grant Acknowledge transaction, and stops providing internal clock signals to all processor core units except the front side bus and APIC units. The processor continues to snoop bus transactions and service interrupts while in Stop-Grant state. When STPCLK# is deasserted, the processor restarts its internal clock to all units and resumes execution. The assertion of STPCLK# has no effect on the bus clock; STPCLK# is an asynchronous input.
TCK	I	TCK (Test Clock) provides the clock input for the processor Test Access Port.
TDI	I	TDI (Test Data In) transfers serial test data into the processor. TDI provides the serial input needed for JTAG specification support.
TDO	0	TDO (Test Data Out) transfers serial test data out of the processor. TDO provides the serial output needed for JTAG specification support.
TEST_BUS	I	Must be connected to all other processor TEST_BUS signals in the system. See the appropriate platform design guideline for termination details.
TESTHI[6:0]	I	TESTHI[6:0] must be connected to a V_{TT} power source through a resistor for proper processor operation. See Section 2.4 for more details.
THERMTRIP#	0	Assertion of THERMTRIP# (Thermal Trip) indicates the processor junction temperature has reached a temperature beyond which permanent silicon damage may occur. THERMTRIP# (Thermal Trip) will activate at a temperature that is approximately 15°C above the maximum case temperature (TC). Measurement of the temperature is accomplished through an internal thermal sensor. Upon assertion of THERMTRIP#, the processor will shut off its internal clocks (thus halting program execution) in an attempt to reduce the processor junction temperature. To protect the processor its core voltage (VCC) must be removed following the assertion of THERMTRIP#. Driving of the THERMTRIP# signals is enabled within 10 µs of the assertion of PWRGOOD and is disabled on de-assertion of PWRGOOD. Once activated, THERMTRIP# remains latched until PWRGOOD is de-asserted. While the deassertion of the PWRGOOD signal will de-assert THERMTRIP#, if the processor's junction temperature remains at or above the trip level, THERMTRIP# will again be asserted within 10 µs of the assertion of PWRGOOD. Thermtrip should not be sampled until 10 µs after PWRGOOD assertion at the processor.
TMS	I	TMS (Test Mode Select) is a JTAG specification support signal used by debug tools.
TRDY#	I	TRDY# (Target Ready) is asserted by the target (chipset) to indicate that it is ready to receive a write or implicit writeback data transfer. TRDY# must connect the appropriate pins of all front side bus agents.
TRST#	I	TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST# must be driven electrically low during power on Reset. Please refer to the eXtended Debug Port: Debug Port Design Guide for Twin Castle Chipset Platforms or the eXtended Debug Port: Debug Port Design Guide for MP Platforms for details.
V _{CACHE}	I	$\ensuremath{\text{V}_{\text{CACHE}}}$ provides power to the L3 cache on the Dual-Core Intel Xeon processor 7100 series.
V _{CC}	I	V_{CC} provides power to the core logic of the Dual-Core Intel Xeon processor 7100 series.
V _{CCA}	I	V _{CCA} provides isolated power for the analog portion of the internal PLL's. Use a discrete RLC filter to provide clean power. Refer to the appropriate platform design guide for complete implementation details.



Table 5-1. Signal Definitions (Sheet 8 of 8)

Name	Туре	Description
VCC_CACHE_SENSE VSS_CACHE_SENSE	0	$V_{\text{CC_CACHE_SENSE}}$ and $V_{\text{SS_CACHE_SENSE}}$ provide isolated, low impedance connections to the processor cache voltage (V_{CACHE}) and ground (V_{SS}). They can be used to sense or measure voltage or ground near the silicon with little noise.
V _{CCIOPLL}	I	$V_{\rm CCIOPLL}$ provides isolated power for digital portion of the internal PLL's. Follow the guidelines for $V_{\rm CCA}$, and refer to the appropriate platform design guide for complete implementation details.
V _{CCPLL}	I	The on-die PLL filter solution will not be implemented on this platform. The V_{CCPLL} input should be left unconnected.
V _{CCSENSE} V _{SSSENSE}	0	$V_{\rm CCSENSE}$ and $V_{\rm SSSENSE}$ provide isolated, low impedance connections to the processor core voltage ($V_{\rm CC}$) and ground ($V_{\rm SS}$). These signals must be connected to the voltage regulator feedback signals, which ensure the output voltage (i.e. processor voltage) remains within specification. Please see the applicable platform design guide for implementation details.
VID[5:0]	0	VID[5:0] (Voltage ID) pins are used to support automatic selection of V $_{CC}$. These are open drain signals that are driven by the processor and must be pulled to no more than 3.3 V (+5% tolerance) with a resistor. Conversely, the V $_{CC}$ VR output must be disabled prior to the voltage supply for these pins becoming invalid. The VID pins are needed to support processor voltage specification variations. See Table 2-4 for definitions of these pins. The V $_{CC}$ VR must supply the voltage that is requested by these pins, or disable itself.
VIDPWRGD	I	The processor requires this input to determine that the supply voltage for BSEL[1:0], VID[5:0], and CVID[3:0] is stable and within specification.
V _{SS}	I	V_{SS} is the ground plane for the Dual-Core Intel Xeon processor 7100 series.
V _{SSA}	I	V_{SSA} provides an isolated, internal ground for internal PLL's. Do not connect directly to ground. This pin is to be connected to V_{CCA} and $V_{CCIOPLL}$ through a discrete filter circuit.
V _{TT}	I	V_{TT} is the front side bus termination voltage.
VTTEN	0	VTTEN can be used as an output enable for the $V_{\rm TT}$ regulator. VTTEN is used as an electrical key to prevent processors with mechanically-equivalent pinouts from accidentally booting in a Dual-Core Intel Xeon processor 7100 series platform. Since VTTEN is an open circuit on the processor package, VTTEN must be pulled up on the motherboard. Refer to the appropriate platform design guide for implementation details.





6 Thermal Specifications

6.1 Package Thermal Specifications

The Dual-Core Intel Xeon processor 7100 series requires a thermal solution to maintain temperatures within operating limits. Any attempt to operate the processor outside these operating limits may result in permanent damage to the processor and potentially other components within the system. As processor technology changes, thermal management becomes increasingly crucial when building computer systems. Maintaining the proper thermal environment is key to reliable, long-term system operation.

A complete solution includes both component and system level thermal management features. Component level thermal solutions can include active or passive heatsinks attached to the processor Integrated Heat Spreader (IHS). Typical system level thermal solutions may consist of system fans combined with ducting and venting.

For more information on designing a component level thermal solution, refer to the *Dual-Core Intel*® *Xeon*® *Processor 7100 Series Thermal/Mechanical Design Guidelines*.

Note:

The boxed processor will ship with a component thermal solution. Refer to Section 8 for details on the boxed processor.

6.1.1 Thermal Specifications

To allow the optimal operation and long-term reliability of Intel processor-based systems, the processor must remain within the minimum and maximum case temperature (T_{CASE}) specifications as defined by the applicable thermal profile (see Table 6-1 and Figure 6-1or Figure 6-2). Thermal solutions not designed to provide this level of thermal capability may affect the long-term reliability of the processor and system. For more details on thermal solution design, please refer to the appropriate processor thermal/mechanical design guidelines.

The Dual-Core Intel Xeon processor 7100 series uses a methodology for managing processor temperatures which is intended to support acoustic noise reduction through fan speed control and assure processor reliability. Selection of the appropriate fan speed will be based on the temperature reported by the processor's Thermal Diode. If the diode temperature is greater than or equal to Tcontrol (see Section 6.2.7), then the processor case temperature must remain at or below the temperature as specified by the thermal profile (see Figure 6-1 or Figure 6-2). If the diode temperature is less than Tcontrol, then the case temperature is permitted to exceed the thermal profile, but the diode temperature must remain at or below Tcontrol. Systems that implement fan speed control must be designed to take these conditions into account. Systems that do not alter the fan speed only need to guarantee the case temperature meets the thermal profile specifications.

The Dual-Core Intel Xeon processor 7100 series thermal profile ensures adherence to Intel reliability requirements. The thermal profile is representative of a industry enabled 2U heat sink. In this scenario, it is expected that the Thermal Control Circuit (TCC) would only be activated for very brief periods of time when running the most power intensive applications. Refer to the *Dual-Core Intel*® *Xeon*® *Processor 7100 Series Thermal/Mechanical Design Guidelines* for details on system thermal solution design, thermal profiles, and environmental considerations.



The upper point of the thermal profile consists of the Thermal Design Power (TDP) defined in Table 6-1 and the associated T_{CASE} value. The lower point of the thermal profile consists of $x = P_{CONTROL_BASE}$ and $y = T_{CASE_MAX} @ P_{CONTROL_BASE}$. Pcontrol is defined as the processor power at which T_{CASE} , calculated from the thermal profile, corresponds to the lowest possible value of Tcontrol. This point is associated with the Tcontrol value (see Section 6.2.7), However, because Tcontrol represents a diode temperature, it is necessary to define the associated case temperature. This is T_{CASE_MAX} @ P_{CONTROL_BASE}. Please see Section 6.2.7 and the *Dual-Core Intel*® *Xeon*® Processor 7100 Series Thermal/Mechanical Design Guidelines for proper usage of the Tcontrol specification.

The case temperature is defined at the geometric top center of the processor IHS. Analysis indicates that real applications are unlikely to cause the processor to consume maximum power dissipation for sustained time periods. Intel recommends that complete thermal solution designs target the TDP indicated in Table 6-1. The Thermal Monitor feature is intended to help protect the processor in the event that an application exceeds the TDP recommendation for a sustained time period. For more details on this feature, refer to Section 6.2. To ensure maximum flexibility for future requirements, systems should be designed to the Flexible Motherboard (FMB) guidelines, even if a processor with a lower thermal dissipation is currently planned. Thermal Monitor or Thermal Monitor 2 feature must be enabled for the processor to remain within specification.

Table 6-1. Dual-Core Intel® Xeon® Processor 7100 Series Thermal Specifications


QDF / S-Spec Frequency	Thermal Design Power (W)	Minimum TCASE (°C)	Maximum TCASE (°C)	Notes
Greater than 3.0 GHz	150	5	See Figure 6-1 and Table 6-2	1,2
Less than or equal to 3.0 GHz	95	5	See Figure 6-2 and Table 6-3	1,2

Note:

- Thermal Design Power (TDP) should be used for processor thermal solution design targets. The TDP is not
- the maximum power that the processor can dissipate. TDP is measured at maximum T_{CASE} . FMB, or Flexible Motherboard, guidelines provide a design target for meeting future thermal requirements. See Section 2.10.1 for further information on FMB.



Figure 6-1. 150W Dual-Core Intel® Xeon® Processor 7100 Series Thermal Profile



Note: Refer to the *Dual-Core Intel*® *Xeon*® *Processor 7100 Series Thermal/Mechanical Design Guidelines* for system and environmental implementation details.


Table 6-2. 150W Dual-Core Intel® Xeon® Processor 7100 Series Thermal Profile

Power [W]	T _{CASE_MAX} [°C]
P _{CONTROL_BASE} = 31	50
35	51
40	51
45	52
50	53
55	54
60	54
65	55
70	56
75	57
80	58
85	58
90	59
95	60

Power [W]	T _{CASE_MAX} [°C]
100	61
105	62
110	62
115	63
120	64
125	65
130	65
135	66
140	67
145	68
150	69



Figure 6-2. 95W Dual-Core Intel® Xeon® Processor 7100 Series Thermal Profile



Notes:

- Refer to the Dual-Core Intel® Xeon® Processor 7100 Series Thermal/Mechanical Design Guidelines for system and environmental implementation details.

 The T_{CONTROL_OFFSET} for 95W TDP parts is greater than or equal to 16 °C

Table 6-3. 95W Dual-Core Intel® Xeon® Processor 7100 Series Thermal Profile

Power [W]	T _{CASE_MAX} [°C]
P _{CONTROL_BASE} = -31	40
-25	41
-20	42
-15	43
-10	43
-5	44
0	45
5	46
10	47
15	47
20	48
25	85
30	50
35	51

Power [W]	T _{CASE_MAX} [°C]
40	51
45	52
50	53
55	54
60	54
65	55
70	56
75	57
80	58
85	85
90	59
95	60
	_


 $\textit{Note:} \quad \text{The $T_{CONTROL_OFFSET}$ for 95W TDP parts is greater than or equal to 16 °C}$



6.1.2 Thermal Metrology

The maximum and minimum case temperatures (T_{CASE}) specified in Table 6-1 are measured at the geometric top center of the processor integrated heat spreader (IHS). Figure 6-3 illustrates the location where T_{CASE} temperature measurements should be made. For detailed guidelines on temperature measurement methodology, refer to the Dual-Core Intel® Xeon® Processor 7100 Series Thermal/Mechanical Design Guidelines.

Figure 6-3. Case Temperature (T_{CASE}) Measurement Location



6.2 Processor Thermal Features

6.2.1 Thermal Monitor

The Thermal Monitor feature helps control the processor temperature by activating the Thermal Control Circuit (TCC) when the processor silicon reaches its maximum operating temperature. The TCC reduces processor power consumption as needed by modulating (starting and stopping) the internal processor core clocks. The Thermal Monitor (or Thermal Monitor 2) must be enabled for the processor to be operating within specifications. The temperature at which Thermal Monitor activates the thermal control circuit is not user configurable and is not software visible. Bus traffic is snooped in the normal manner, and interrupt requests are latched (and serviced during the time that the clocks are on) while the TCC is active.

When the Thermal Monitor is enabled and a high temperature situation exists (i.e. TCC is active), the clocks will be modulated by alternately turning the clocks off and on at a duty cycle specific to the processor (typically 30-50%). Clocks will not be off for more than 3 microseconds when the TCC is active. Cycle times are processor speed dependent and will decrease as processor core frequencies increase. A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature and the hysteresis timer has expired, the TCC goes inactive and clock modulation ceases.



With a thermal solution designed to meet the thermal profile, it is anticipated that the TCC would only be activated for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would be immeasurable. A thermal solution that is significantly under-designed may not be capable of cooling the processor even when the TCC is active continuously. Refer to the *Dual-Core Intel*® *Xeon*® *Processor 7100 Series Thermal/Mechanical Design Guidelines* for information on designing a thermal solution.

The duty cycle for the TCC, when activated by the Thermal Monitor, is factory configured and cannot be modified. The Thermal Monitor does not require any additional hardware, software drivers, or interrupt handling routines.

6.2.2 Thermal Monitor 2

The Dual-Core Intel Xeon processor 7100 series also supports an additional power reduction capability known as Thermal Monitor 2 (TM2). This mechanism provides an efficient means for limiting the processor temperature by reducing the power consumption within the processor. The Thermal Monitor (or Thermal Monitor 2) feature must be enabled for the processor to be operating within specifications.

When Thermal Monitor 2 is enabled and a high temperature situation is detected, the Thermal Control Circuit (TCC) will be activated. The TCC causes the processor to adjust its operating frequency (via the bus multiplier) and input voltage (via the VID signals). This combination of reduced frequency and VID results in a decrease to the processor power consumption.

A processor enabled for Thermal Monitor 2 includes two operating points, each consisting of a specific operating frequency and voltage. The first operating point represents the normal operating condition for the processor. Under this condition, the core-frequency-to-system-bus multiplier utilized by the processor is that contained in the IA32_FLEX_BRVID_SEL MSR and the VID is that specified in Table 2-10. These parameters represent normal system operation.

The second point consists of both a lower operating frequency and voltage. When the TCC is activated, the processor automatically transitions to the new frequency. This transition occurs very rapidly (on the order of 5 microseconds). During the frequency transition, the processor is unable to service any bus requests, and consequently, all bus traffic is blocked. Edge-triggered interrupts will be latched and kept pending until the processor resumes operation at the new frequency.

Once the new operating frequency is engaged, the processor will transition to the new core operating voltage by issuing a new VID code to the voltage regulator. The voltage regulator must support dynamic VID steps in order to support Thermal Monitor 2. During the voltage change, it will be necessary to transition through multiple VID codes to reach the target operating voltage. Each step will be one VID table entry (see Table 2-10). The processor continues to execute instructions during the voltage transition. Operation at the lower voltage reduces the power consumption of the processor.

A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature, and the hysteresis timer has expired, the operating frequency and voltage transition back to the normal system operating point. Transition of the VID code will occur first, in order to ensure proper operation once the processor reaches its normal operating frequency. Refer to Figure 6-4 for an illustration of this ordering.






Figure 6-4. Thermal Monitor 2 Frequency and Voltage Ordering

The PROCHOT# signal is asserted when a high temperature situation is detected, regardless of whether Thermal Monitor or Thermal Monitor 2 is enabled.

If a processor has its Thermal Control Circuit activated via a Thermal Monitor 2 event, and an Enhanced Intel SpeedStep® Technology transition to a higher target frequency (through the applicable MSR write) is attempted, this frequency transition will be delayed until the TCC is deactivated and the TM2 event is complete.

Note:

Not all processors are capable of supporting Thermal Monitor 2. More details on which processor frequencies will support this feature will be provided in future releases of the NDA Specification Update.

6.2.3 On-Demand Mode

The processor provides an auxiliary mechanism that allows system software to force the processor to reduce its power consumption. This mechanism is referred to as "On-Demand" mode and is distinct from the Thermal Monitor and Thermal Monitor 2 features. On-Demand mode is intended as a means to reduce system level power consumption. Systems utilizing the Dual-Core Intel Xeon processor 7100 series processor must not rely on software usage of this mechanism to limit the processor temperature.

If bit 4 of the IA_32_CLOCK_MODULATION MSR is written to a `1', the processor will immediately reduce its power consumption via modulation (starting and stopping) of the internal core clock, independent of the processor temperature. When using On-Demand mode, the duty cycle of the clock modulation is programmable via bits 3:1 of the same IA_32_CLOCK_MODULATION MSR. In On-Demand mode, the duty cycle can be programmed from 12.5% on / 87.5% off to 87.5% on / 12.5% off in 12.5% increments. On-Demand mode may be used in conjunction with the Thermal Monitor or Thermal Monitor 2. If Thermal Monitor is enabled and the system tries to enable On-Demand mode at the same time the TCC is engaged, the factory configured duty cycle of the TCC will override the duty cycle selected by the On-Demand mode.



6.2.4 PROCHOT# Signal Pin

An external signal, PROCHOT# (processor hot), is asserted when the processor die temperature has reached its factory configured trip point. If the Thermal Monitor is enabled (note that the Thermal Monitor must be enabled for the processor to be operating within specification), the TCC will be active when PROCHOT# is asserted. The processor can be configured to generate an interrupt upon the assertion or deassertion of PROCHOT#. Refer to the *IA-32 Intel® Architecture Software Developer's Manual* and the *Cedar Mill Processor Family BIOS Writer's Guide* for specific register and programming details.

PROCHOT# is designed to assert at or a few degrees higher than maximum T_{CASE} (as specified by the thermal profile) when dissipating TDP power, and cannot be interpreted as an indication of processor case temperature. This temperature delta accounts for processor package, lifetime, and manufacturing variations and attempts to ensure the Thermal Control Circuit is not activated below maximum T_{CASE} when dissipating TDP power. There is no defined or fixed correlation between the PROCHOT# trip temperature, the case temperature, or the thermal diode temperature. Thermal solutions must be designed to the processor specifications and cannot be adjusted based on experimental measurements of T_{CASE} , PROCHOT#, or Tdiode on random processor samples.

6.2.5 FORCEPR# Signal Pin

The FORCEPR# (force power reduction) input can be used by the platform to force the Dual-Core Intel Xeon processor 7100 series to activate the TCC. If the Thermal Monitor is enabled, the TCC will be activated upon the assertion of the FORCEPR# signal. The TCC will remain active until the system deasserts FORCEPR#. FORCEPR# is an asynchronous input. FORCEPR# can be used to thermally protect other system components. To use the voltage regulator (VR) as an example, when the FORCEPR# pin is asserted, the TCC in the processor will activate, reducing the current consumption of the processor and the corresponding temperature of the VR.

It should be noted that assertion of FORCEPR# does not automatically assert PROCHOT#. As mentioned previously, the PROCHOT# signal is asserted when a high temperature situation is detected. A minimum pulse width of 500 microseconds is recommended when FORCEPR# is asserted by the system. Sustained activation of the FORCEPR# pin may cause noticeable platform performance degradation.

Refer to the appropriate platform design guide for details on implementing the FORCEPR# signal feature.

6.2.6 THERMTRIP# Signal Pin

Regardless of whether or not Thermal Monitor or Thermal Monitor 2 is enabled, in the event of a catastrophic cooling failure, the processor will automatically shut down when the silicon has reached an elevated temperature (refer to the THERMTRIP# definition in Table 5-1). At this point, the system bus signal THERMTRIP# will go active and stay active as described in Table 5-1. THERMTRIP# activation is independent of processor activity and does not generate any bus cycles. Intel also recommends removal of V_{TT} .

6.2.7 T_{CONTROL} and Fan Speed Reduction

 $T_{CONTROL}$ is a temperature specification based on a temperature reading from the thermal diode. The value for $T_{CONTROL_OFFSET}$ will be calibrated in manufacturing and configured for each processor. The $T_{CONTROL}$ temperature for a given processor can be



obtained by reading the IA32_TEMPERATURE_TARGET MSR in the processor. The $T_{CONTROL_OFFSET}$ value that is read from the IA32_TEMPERATURE_TARGET MSR (1A2H) must be converted from Hexadecimal to Decimal and added to a $T_{CONTROL_BASE}$ value of 50°C for 150W TDP parts and added to a $T_{CONTROL_BASE}$ value of 40°C for 95W TDP parts.

The Platform Id Bits located in the IA32_PLATFORM_ID MSR (17H) Bits[52:50] may be used by the BIOS to determine the TDP of the processor. A 150W TDP part has a Platform ID of `001'(Processor Flag 1) and a 95W TDP part has a Platform ID of `101' (Processor Flag 5). Refer to the *Cedar Mill Processor Family BIOS Writers Guide* for specific register details.

The value of $T_{CONTROL_OFFSET}$ may vary from 0x00h to 0x1Eh. Refer to the *Cedar Mill Processor Family BIOS Writers Guide* for specific register details.

When Tdiode is above $T_{CONTROL}$, then T_{CASE} must be at or below T_{CASE_MAX} as defined by the thermal profile (see Figure 6-1 and Table 6-2 or Figure 6-2 and Table 6-3). Otherwise, the processor temperature can be maintained at $T_{CONTROL}$.

6.2.8 Thermal Diode

The processor incorporates two on-die thermal diodes. A thermal sensor located on the processor package monitors the die temperature of the processor for thermal management/long term die temperature change purposes. The thermal diodes are separate from the Thermal Monitor's thermal sensor and cannot be used to predict the behavior of the Thermal Monitor.



Thermal Specifications





7 Features

7.1 Power-On Configuration Options

Several configuration options can be set by hardware. The Dual-Core Intel Xeon processor 7100 series samples its hardware configuration at reset, on the active-to-inactive transition of RESET#. For specifications on these options, refer to Table 7-1.

The sampled information configures the processor for subsequent operation. These configuration options can only be changed by another reset. All resets configure the processor. For reset purposes, the processor does not distinguish between a "warm" reset and a "power-on" reset.

Table 7-1. Power-On Configuration Option Pins

Configuration Option	Pin ^{1,2}
Output tri state	SMI#
	or
	A[39]# for Arb ID 3 (middle agent)
	A[36]# for Arb ID 0 (end agent)
Execute BIST (Built-In Self Test)	INIT# or A[3]#
In Order Queue de-pipelining (set IOQ depth to 1)	A[7]#
Disable MCERR# observation	A[9]#
Disable BINIT# observation	A[10]#
APIC cluster ID	A[12:11]#
Disable bus parking	A[15]#
Core Frequency-to-Front Side Bus Multiplier	A[21:16]#
Symmetric agent arbitration ID	BR[1:0]#
Disable Hyper-Threading Technology (HT Technology)	A[31]#

Note:

- 1. Asserting this signal during RESET# selects the corresponding option.
- 2. Address pins not identified in this table as configuration options should not be asserted during RESET#.

7.2 Clock Control and Low Power States

The processor allows the use of HALT and Stop-Grant states to reduce power consumption by stopping the clock to internal sections of the processor, depending on each particular state. See Figure 7-1 for a visual representation of the processor low power states.

The Dual-Core Intel Xeon processor 7100 series adds support for Enhanced HALT power down state. Refer to Figure 7-1 and the following sections. For more configuration details, also refer to the *Cedar Mill Processor Family BIOS Writer's Guide*.

The Stop-Grant state requires chipset and BIOS support on multiprocessor systems. In a multiprocessor system, all the STPCLK# signals are bussed together, thus all processors are affected in unison. The Hyper-Threading Technology feature adds the conditions that all logical processors share the same STPCLK# signal internally. When the STPCLK# signal is asserted, the processor enters the Stop-Grant state, issuing a Stop-Grant Special Bus Cycle (SBC) for each processor or logical processor. The chipset needs to account for a variable number of processors asserting the Stop-Grant SBC on



the bus before allowing the processor to be transitioned into one of the lower processor power states. Refer to the applicable chipset specification and the *Cedar Mill Processor Family BIOS Writer's Guide* for more information.

7.2.1 Normal State

This is the normal operating state for the processor.

7.2.2 HALT or Enhanced Power Down State

The Enhanced HALT power down state is configured and enabled via the BIOS. Refer to the *Cedar Mill Processor Family BIOS Writer's Guide* for Enhanced HALT state configuration information. If the Enhanced HALT state is not enabled, the default power down state entered will be HALT. Refer to the section below for details on HALT and Enhanced HALT states.

7.2.2.1 HALT Power Down State

HALT is a low power state entered when all logical processors have executed the HALT or MWAIT instruction. When one of the logical processors executes the HALT or MWAIT instruction, that logical processor is halted; however, the other processor continues normal operation. The processor transitions to the Normal state upon the occurrence of SMI#, BINIT#, INIT#, LINT[1:0] (NMI, INTR), or an interrupt delivered over the front side bus. RESET# causes the processor to immediately initialize itself.

The return from a System Management Interrupt (SMI) handler can be to either Normal Mode or the HALT Power Down state. See the *IA-32 Intel®Architecture Software Developer's Manual, Volume III: System Programming Guide* for more information.

The system can generate a STPCLK# while the processor is in the HALT Power Down state. When the system deasserts the STPCLK# interrupt, the processor returns execution to the HALT state.

While in HALT Power Down state, the processor processes bus snoops and interrupts.

7.2.2.2 Enhanced HALT Power Down State

Enhanced HALT state is a low power state entered when all logical processors have executed the HALT or MWAIT instructions and Enhanced HALT state has been enabled via the BIOS. When one of the logical processors executes the HALT instruction, that logical processor is halted; however, the other processor continues normal operation. The Enhanced HALT state is generally a lower power state than the Stop Grant state.


The processor automatically transitions to a lower core frequency and voltage operating point before entering the Enhanced HALT state. Note that the processor FSB frequency is not altered; only the internal core frequency is changed. When entering the low power state, the processor first switches to the lower bus ratio and then transitions to the lower VID.

While in the Enhanced HALT state, the processor processes bus snoops.

The processor exits the Enhanced HALT state when a break event occurs. When the processor exits the Enhanced HALT state, it first transitions the VID to the original value and then changes the bus ratio back to the original value.



Figure 7-1. Stop Clock State Machine



7.2.3 Stop-Grant State

When the STPCLK# pin is asserted, the Stop-Grant state of the processor is entered 20 bus clocks after the response phase of the processor-issued Stop Grant Acknowledge special bus cycle. For the Dual-Core Intel Xeon processor 7100 series, both logical processors must be in the Stop-Grant state before the deassertion of STPCLK#.

Since the AGTL+ signal pins receive power from the front side bus, these pins should not be driven (allowing the level to return to V_{TT}) for minimum power drawn by the termination resistors in this state. In addition, all other input pins on the front side bus should be driven to the inactive state.

BINIT# is not serviced while the processor is in Stop-Grant state. The event is latched and can be serviced by software upon exit from the Stop-Grant state.

RESET# causes the processor to immediately initialize itself, but the processor will stay in Stop-Grant state. A transition back to the Normal state occurs with the deassertion of the STPCLK# signal.

A transition to the Grant Snoop state occurs when the processor detects a snoop on the front side bus (see Section 7.2.4).

While in the Stop-Grant state, SMI#, INIT#, BINIT# and LINT[1:0] are latched by the processor, and only serviced when the processor returns to the Normal state. Only one occurrence of each event is recognized upon return to the Normal state.



While in Stop-Grant state, the processor processes snoops on the front side bus and latches interrupts delivered on the front side bus.

The PBE# signal can be driven when the processor is in Stop-Grant state. PBE# is asserted if there is any pending interrupt latched within the processor. Pending interrupts that are blocked by the EFLAGS.IF bit being clear still cause assertion of PBE#. Assertion of PBE# indicates to system logic that it should return the processor to the Normal state.

7.2.4 Enhanced HALT Snoop State or HALT Snoop State, Stop Grant Snoop State

The Enhanced HALT Snoop state is used in conjunction with the Enhanced HALT state. If Enhanced HALT state is not enabled in the BIOS, the default Snoop state entered will be the HALT Snoop state. Refer to the sections below for details on HALT Snoop state, Grant Snoop state and Enhanced HALT Snoop state.

7.2.4.1 HALT Snoop State, Stop Grant Snoop State

The processor responds to snoop or interrupt transactions on the front side bus while in Stop-Grant state or in HALT Power Down state. During a snoop or interrupt transaction, the processor enters the HALT/Grant Snoop state. The processor stays in this state until the snoop on the front side bus has been serviced (whether by the processor or another agent on the front side bus) or the interrupt has been latched. After the snoop is serviced or the interrupt is latched, the processor will return to the Stop-Grant state or HALT Power Down state, as appropriate.

7.2.4.2 Enhanced HALT Snoop State

The Enhanced HALT Snoop state is the default Snoop state when the Enhanced HALT state is enabled via the BIOS. The processor remains in the lower bus ratio and VID operating point of the Enhanced HALT state.

While in the Enhanced HALT Snoop state, snoops and interrupt transactions are handled the same way as in the HALT Snoop state. After the snoop is serviced or the interrupt is latched, the processor returns to the Enhanced HALT state.

7.3 Enhanced Intel SpeedStep® Technology

Enhanced Intel SpeedStep Technology enables the processor to switch between frequency and voltage points, which may result in platform power savings. In order to support this technology, the system must support dynamic VID transitions. Switching between voltage/frequency states is software controlled. For more configuration details also refer to the *Cedar Mill Processor Family BIOS Writer's Guide*.

Note:

Not all processors are capable of supporting Enhanced Intel SpeedStep Technology. More details on which processor frequencies will support this feature will be provided in future releases of the NDA Specification Update.

Enhanced Intel SpeedStep Technology is a technology that creates processor performance states (P-states). P-states are power consumption and capability states within the Normal state. Enhanced Intel SpeedStep technology enables real-time dynamic switching between frequency and voltage points. It alters the performance of the processor by changing the bus to core frequency ratio and voltage. This allows the processor to run at different core frequencies and voltages to best serve the



performance and power requirements of the processor and system. Note that the front side bus is not altered; only the internal core frequency is changed. In order to run at reduced power consumption, the voltage is altered in step with the bus ratio.

The following are key features of Enhanced Intel SpeedStep technology:

- Voltage/frequency selection is software controlled by writing to processor MSR's (Model Specific Registers), thus eliminating chipset dependency.
 - If the target frequency is higher than the current frequency, V_{CC} is incremented in steps (+12.5 mV) by placing a new value on the VID signals and the processor shifts to the new frequency. Note that the top frequency for the processor can not be exceeded.
 - If the target frequency is lower than the current frequency, the processor shifts to the new frequency and V_{CC} is then decremented in steps (-12.5 mV) by changing the target VID through the VID signals.

Refer to the *Cedar Mill Processor Family BIOS Writer's Guide* for specific information to enable and configure Enhanced Intel SpeedStep technology in BIOS.

7.4 System Management Bus (SMBus) Interface

The Dual-Core Intel Xeon processor 7100 series package includes an SMBus interface which allows access to a memory component with two sections (referred to as the Processor Information ROM and the Scratch EEPROM) and a thermal sensor on the substrate. The SMBus thermal sensor may be used to read the thermal diode mentioned in Section 6.2.8. These devices and their features are described below.

The SMBus thermal sensor and its associated thermal diode are not related to and are completely independent of the precision, on-die temperature sensor and thermal control circuit (TCC) of the Thermal Monitor or Thermal Monitor 2 features discussed in Section 6.2.1.

The processor SMBus implementation uses the clock and data signals of the *System Management Bus (SMBus) Specification*. It does not implement the SMBSUS# signal. Layout and routing guidelines are available in the appropriate platform design guide document.

For platforms which do not implement any of the SMBus features found on the processor, all of the SMBus connections, **except SM_VCC**, to the socket pins may be left unconnected (SM_ALERT#, SM_CLK, SM_DAT, SM_EP_A[2:0], SM_TS_A[1:0], SM_WP).






Figure 7-2. Logical Schematic of SMBus Circuitry

Note: Actual implementation may vary. This figure is provided to offer a general understanding of the architecture. All SMBus pull-up and pull-down resistors are 10 k Ω and located on the processor.

7.4.1 SMBus Device Addressing

Of the addresses broadcast across the SMBus, the memory component claims those of the form "1010XXXZb". The "XXX" bits are defined by pull-up and pull-down resistors on the system baseboard. These address pins are pulled down weakly (10 k Ω) on the processor substrate to ensure that the memory components are in a known state in systems which do not support the SMBus (or only support a partial implementation). The "Z" bit is the read/write bit for the serial bus transaction.

The thermal sensor internally decodes one of three upper address patterns from the bus of the form "0011XXXZb", "1001XXXZb", or "0101XXXZb". The device's addressing, as implemented, uses the SM_TS_A[1:0] pins in either the HI, LO, or Hi-Z state. Therefore, the thermal sensor supports nine unique addresses. To set either pin for the Hi-Z state, the pin must be left floating. As before, the "Z" bit is the read/write bit for the serial transaction.

Note that addresses of the form "0000XXXXb" are Reserved and should not be generated by an SMBus master. The thermal sensor samples and latches the SM_TS_A[1:0] signals at power-up. System designers should ensure that these signals are at valid $V_{\rm IL}$, or floating input levels prior to or while the thermal sensor's SM_VCC supply powers up. This should be done by pulling the pins to SM_VCC or $V_{\rm SS}$



via a 1 k Ω or smaller resistor, or leaving the pins floating to achieve the Hi-Z state. If the system designer wants to drive the SM_TS_A[1:0] pins with logic, the designer must still ensure that the pins are at valid input levels prior to or while the SM VCC supply ramps up. The system designer must also ensure that their particular implementation does not add excessive capacitance to the address inputs. Excess capacitance at the address inputs may cause address recognition problems. Refer to the appropriate platform design guide document.

Figure 7-2 shows a logical diagram of the pin connections. Table 7-2 and Table 7-3 describe the address pin connections and how they affect the addressing of the devices.

Table 7-2. Thermal Sensor SMBus Addressing

Address (Hex)	Upper Address ¹	Device	Select	8-bit Address Word on Serial Bus
		SM_TS_A1	SM_TS_A0	b[7:0]
3Xh	0011	0	0	0011000Xb
		0	Z^2	0011001Xb
		0	1	0011010Xb
5Xh	0101	Z^2	0	0101001Xb
		Z^2	Z^2	0101010Xb
		Z^2	1	0101011Xb
9Xh	1001	1	0	1001100Xb
		1	Z^2	1001101Xb
		1	1	1001110Xb

Notes:

Note:

- Upper address bits are decoded in conjunction with the device select pins. A tri-state or "Z" state on this pin is achieved by leaving this pin unconnected.

System management software must be aware of the processor dependent addresses for the thermal sensor.

Table 7-3. Memory Device SMBus Addressing

Address (Hex)	Upper Address ¹		Device Select		R/W
	bits 7-4	SM_EP_A2 bit 3	SM_EP_A1 bit 2	SM_EP_A0 bit 1	bit 0
A0h/A1h	1010	0	0	0	X
A2h/A3h	1010	0	0	1	X
A4h/A5h	1010	0	1	0	Х
A6h/A7h	1010	0	1	1	Х
A8h/A9h	1010	1	0	0	Х
AAh/ABh	1010	1	0	1	Х
ACh/ADh	1010	1	1	0	Х
AEh/AFh	1010	1	1	1	Х

1. This addressing scheme will support up to 8 processors on a single SMBus.



7.4.2 PIROM and Scratch EEPROM Supported SMBus Transactions

The Processor Information ROM (PIROM) responds to two SMBus packet types: Read Byte and Write Byte. However, since the PIROM is write-protected, it will acknowledge a Write Byte command but ignore the data. The Scratch EEPROM responds to Read Byte and Write Byte commands. Table 7-4 diagrams the Read Byte command. Table 7-5 diagrams the Write Byte command. Following a write cycle to the scratch ROM, software must allow a minimum of 10 ms before accessing either ROM of the processor.

In the tables, 'S' represents the SMBus start bit, 'P' represents a stop bit, 'R' represents a read bit, 'W' represents a write bit, 'A' represents an acknowledge (ACK), and '///' represents a negative acknowledge (NACK). The shaded bits are transmitted by the Processor Information ROM or Scratch EEPROM, and the bits that aren't shaded are transmitted by the SMBus host controller. In the tables, the data addresses indicate 8 bits. The SMBus host controller should transmit 8 bits with the most significant bit indicating which section of the EEPROM is to be addressed: the Processor Information ROM (MSB = 0) or the Scratch EEPROM (MSB = 1).

Table 7-4. Read Byte SMBus Packet

S	Slave Addres s	Write	A	Comman d Code	A	S	Slave Address	Read	A	Data	///	P
1	7-bits	1	1	8-bits	1	1	7-bits	1	1	8-bits	1	1

Table 7-5. Write Byte SMBus Packet

ĺ	S	Slave Address	Write	A	Command Code	A	Data	A	P
Ī	1	7-bits	1	1	8-bits	1	8-bits	1	1

7.4.3 Processor Information ROM (PIROM)

The lower half (128 bytes) of the SMBus memory component is an electrically programmed read-only memory with information about the processor. This information is permanently write-protected. Table 7-6 shows the data fields and Section 7.4.3 provides the formats of the data fields included in the Processor Information ROM (PIROM).

The PIROM consists of the following sections:

- Header
- Processor Data
- · Processor Core Data
- Cache Data
- · Package Data
- Part Number Data
- Thermal Reference Data
- Feature Data
- · Other Data



Table 7-6. Processor Information ROM Data Sections (Sheet 1 of 2)

Offset/Section	# of Bits	Function	Notes
Header:			
00h	8	Data Format Revision	Two 4-bit hex digits
01 - 02h	16	PIROM Size	Size in bytes (MSB first)
03h	8	Processor Data Address	Byte pointer, 00h if not present
04h	8	Processor Core Data Address	Byte pointer, 00h if not present
05h	8	L3 Cache Data Address	Byte pointer, 00h if not present
06h	8	Package Data Address	Byte pointer, 00h if not present
07h	8	Part Number Data Address	Byte pointer, 00h if not present
08h	8	Thermal Reference Data Address	Byte pointer, 00h if not present
09h	8	Feature Data Address	Byte pointer, 00h if not present
0Ah	8	Other Data Address	Byte pointer, 00h if not present
0B - 0Ch	16	Reserved	Reserved
0Dh	8	Checksum	1 byte checksum
Processor Data:			
0E - 13h	48	S-spec/QDF Number	Six 8-bit ASCII characters
14h	6 2	Reserved Sample/Production	Reserved (most significant bits) 00b = Sample, 01b = Production
15h	8	Checksum	1 byte checksum
Processor Core Data:			
16 - 17h	2	Processor Core Type	From CPUID
	4	Processor Core Family	From CPUID
	4	Processor Core Model	From CPUID
	4	Processor Core Stepping	From CPUID
	2	Reserved	Reserved for future use
18 - 19h	16	Reserved	Reserved for future use
1A - 1Bh	16	Front Side Bus Speed	16-bit binary number (in MHz)
1Ch	2 6	Multiprocessor Support Reserved	00b = UP,01b = DP,10b = RSVD,11b = MP Reserved
1D - 1Eh	16	Maximum Core Frequency	16-bit binary number (in MHz)
1F - 20h	16	Maximum Core VID	$\begin{array}{c} \text{Maximum V}_{\text{CC}} \text{ requested by VID outputs in} \\ \text{mV} \end{array}$
21 - 22h	16	Minimum Core Voltage	Minimum processor DC V _{CC} in mV
23h	8	T _{CASE} Maximum	Maximum case temperature spec in °C
24h	8	Checksum	1 byte checksum
Cache Data:			
Cache Data: 25 - 26h	16	Reserved	Reserved for future use
	16 16	Reserved L2 Cache Size	Reserved for future use 16-bit binary number (in KB)
25 - 26h			



Table 7-6. Processor Information ROM Data Sections (Sheet 2 of 2)

Offset/Section	# of Bits	Function	Notes
2D - 2Eh	16	Minimum Cache Voltage	Minimum processor DC V _{CACHE} in mV
2F - 30h	16	Reserved	Reserved
31h	8	Checksum	1 byte checksum
Package Data:			
32 - 35h	32	Package Revision	Four 8-bit ASCII characters
36h	8	Reserved	Reserved for future use
37h	8	Checksum	1 byte checksum
Part Number Data:			
38 - 3Eh	56	Processor Part Number	Seven 8-bit ASCII characters
3F - 4Ch	112	Reserved	Reserved
4D - 54h	64	Processor Electronic Signature	64-bit identification number
55 - 6Eh	208	Reserved	Reserved
6Fh	8	Checksum	1 byte checksum
Thermal Ref. Data:			
70h	8	Reserved	Reserved
71 - 72h	16	Reserved	Reserved
73h	8	Checksum	1 byte checksum
Feature Data:			
74 - 77h	32	Processor Core Feature Flags	From CPUID function 1, EDX contents
78h	8	Processor Feature Flags	[7] = Multi-Core [6] = Serial Signature
			 [5] = Electronic Signature Present [4] = Thermal Sense Device Present [3] = Reserved [2] = OEM EEPROM Present [1] = Core VID Present [0] = L3 Cache Present
79h	8	Processor Thread and Core Information	[4] = Thermal Sense Device Present [3] = Reserved [2] = OEM EEPROM Present [1] = Core VID Present
79h 7Ah	8		[4] = Thermal Sense Device Present [3] = Reserved [2] = OEM EEPROM Present [1] = Core VID Present [0] = L3 Cache Present [7:4] = Reserved [3:2] = Number of cores
		Information Additional Processor Feature	[4] = Thermal Sense Device Present [3] = Reserved [2] = OEM EEPROM Present [1] = Core VID Present [0] = L3 Cache Present [7:4] = Reserved [3:2] = Number of cores [1:0] = Number of threads per core [7] = Reserved [6] = Intel® Cache Safe Technology [5] = C1E State [4] = Intel® Virtualization Technology [3] = Execute Disable [2] = Intel® 64 [1] = Thermal Monitor TM2 [0] = Enhanced Intel® SpeedStep
7Ah	8	Information Additional Processor Feature Flags Thermal Adjustment Factors	[4] = Thermal Sense Device Present [3] = Reserved [2] = OEM EEPROM Present [1] = Core VID Present [0] = L3 Cache Present [7:4] = Reserved [3:2] = Number of cores [1:0] = Number of threads per core [7] = Reserved [6] = Intel® Cache Safe Technology [5] = C1E State [4] = Intel® Virtualization Technology [3] = Execute Disable [2] = Intel® 64 [1] = Thermal Monitor TM2 [0] = Enhanced Intel® SpeedStep Technology [15:8] = Measurement Correction Factor

Details on each of these sections are described below.

Note: Reserved fields or bits SHOULD be programmed to zeros. However, OEMs should not rely on this model.



7.4.3.1 Header

To maintain backward compatibility, the Header defines the starting address for each subsequent section of the PIROM. Software should check for the offset before reading data from a particular section of the ROM.

Example: Code looking for the cache data of a processor would read offset 05h to find a value of 25h. 25h is the first address within the 'Cache Data' section of the PIROM.

7.4.3.1.1 DFR: Data Format Revision

This location identifies the data format revision of the PIROM data structure. Writes to this register have no effect.

Offset:	00h
Bit	Description
7:0	Data Format Revision The data format revision is used whenever fields within the PIROM are redefined. The initial definition will begin at a value of 1. If a field, or bit assignment within a field, is changed such that software needs to discern between the old and new definition, then the data format revision field will be incremented.
	00h: Reserved 01h: Initial definition 02h: Second revision 03h: Third revision (<i>Defined by this EMTS</i>) 04h-FFh: Reserved

7.4.3.1.2 PISIZE: PIROM Size

This location identifies the PIROM size. Writes to this register have no effect.

Offset:	01h-02h
Bit	Description
15:0	PIROM Size The PIROM size provides the size of the device in hex bytes. The MSB is at location 01h, the LSB is at location 02h. 0000h - 007Fh: Reserved
	0080h: 128 byte PIROM size 0081- FFFFh: Reserved

7.4.3.1.3 PDA: Processor Data Address

This location provides the offset to the Processor Data Section. Writes to this register have no effect.

Offset:	03h
Bit	Description
7:0	Processor Data Address Byte pointer to the Processor Data section
	00h: Processor Data section not present 01h - 0Dh: Reserved
	0Eh: Processor Data section pointer value 0Fh-FFh: Reserved



7.4.3.1.4 PCDA: Processor Core Data Address

This location provides the offset to the Processor Core Data Section. Writes to this register have no effect.

Offset:	04h
Bit	Description
7:0	Processor Core Data Address Byte pointer to the Processor Data section 00h: Processor Core Data section not present 01h - 15h: Reserved 16h: Processor Core Data section pointer value 17h-FFh: Reserved

7.4.3.1.5 L3CDA: L3 Cache Data Address

This location provides the offset to the L3 Cache Data Section. Writes to this register have no effect.

Offset:	05h
Bit	Description
7:0	L3 Cache Data Address Byte pointer to the L3 Cache Data section 00h: L3 Cache Data section not present 01h - 24h: Reserved 25h: L3 Cache Data section pointer value 26h-FFh: Reserved

7.4.3.1.6 PKDA: Package Data Address

This location provides the offset to the Package Data Section. Writes to this register have no effect.

Offset:	06h
Bit	Description
7:0	Package Data Address Byte pointer to the Package Data section 00h: Package Data section not present 01h - 31h: Reserved 32h: Package Data section pointer value 33h-FFh: Reserved



7.4.3.1.7 PNDA: Part Number Data Address

This location provides the offset to the Part Number Data Section. Writes to this register have no effect.

Offset:	07h
Bit	Description
7:0	Part Number Data Address Byte pointer to the Part Number Data section 00h: Part Number Data section not present 01h - 37h: Reserved 38h: Part Number Data section pointer value 39h-FFh: Reserved

7.4.3.1.8 TRDA: Thermal Reference Data Address

This location provides the offset to the Thermal Reference Data Section. Writes to this register have no effect.

Offset:	08h
Bit	Description
7:0	Thermal Reference Data Address Byte pointer to the Thermal Reference Data section 00h: Thermal Reference Data section not present 01h - 6Fh: Reserved 70h: Thermal Reference Data section pointer value 71h-FFh: Reserved

7.4.3.1.9 FDA: Feature Data Address

This location provides the offset to the Feature Data Section. Writes to this register have no effect.

Offset:	09h
Bit	Description
7:0	Feature Data Address Byte pointer to the Feature Data section 00h: Feature Data section not present 01h - 73h: Reserved 74h: Feature Data section pointer value 75h-FFh: Reserved



7.4.3.1.10 ODA: Other Data Address

This location provides the offset to the Other Data Section. Writes to this register have no effect.

Offset:	0Ah
Bit	Description
7:0	Other Data Address Byte pointer to the Other Data section 00h: Other Data section not present 01h - 7Dh: Reserved 7Fh: Other Data section pointer value 7Fh- FFh: Reserved

7.4.3.1.11 RES1: Reserved 1

This locations are reserved. Writes to this register have no effect.

Offset:	0Bh-0Ch
Bit	Description
15:0	RESERVED
	0000h-FFFFh: Reserved

7.4.3.1.12 HCKS: Header Checksum

This location provides the checksum of the Header Section. Writes to this register have no effect.

Offset:	0Dh
Bit	Description
7:0	Header Checksum One Byte Checksum of the Header Section
	00h- FFh: See Section 7.4.4 for calculation of the value

7.4.3.2 Processor Data

This section contains two pieces of data:

- The S-spec/QDF of the part in ASCII format
- (1) 2-bit field to declare if the part is a pre-production sample or a production unit

7.4.3.2.1 SQNUM: S-Spec QDF Number

This location provides the S-SPec or QDF number of the processor. The S-spec/QDF field is six ASCII characters wide and is programmed with the same S-spec/QDF value as marked on the processor. If the value is less than six characters in length, leading spaces (20h) are programmed in this field. Writes to this register have no effect.

Example: A processor with a QDF mark of QEU5 contains the following in field 0E-13h: 20, 20, 51, 45, 55, 35h. This data consists of two blanks at 0Eh and 0Fh followed by the ASCII codes for QEU5 in locations 10 - 13h.



Offset:	0Eh-13h	
Bit	Description	
47:40	Character 6 S-SPEC or QDF character or 20h	
	00h-0FFh: ASCII character	
39:32	Character 5 S-SPEC or QDF character or 20h	
	00h-0FFh: ASCII character	
31:24	Character 4 S-SPEC or QDF character	
	00h-0FFh: ASCII character	
23:16	Character 3 S-SPEC or QDF character	
	00h-0FFh: ASCII character	
15:8	Character 2 S-SPEC or QDF character	
	00h-0FFh: ASCII character	
7:0	Character 1 S-SPEC or QDF character	
	00h-0FFh: ASCII character	

7.4.3.2.2 SAMPROD: Sample/Production

This location contains the sample/production field, which is a two-bit field and is LSB aligned. All Q-spec material will use a value of 00b. All S-spec material will use a value of 01b. All other values are reserved. Writes to this register have no effect.

Example: A processor with a Qxxx mark (engineering sample) will have offset 14h set to 00h. A processor with an Sxxxx mark (production unit) will use 01h at offset 14h.

Offset:	14h
Bit	Description
7:2	RESERVED
	000000b-111111b: Reserved
1:0	Sample/Production Sample or Production indictor 00b: Sample 01b: Production 10b-11b: Reserved



7.4.3.2.3 PDCKS: Processor Data Checksum

This location provides the checksum of the Processor Data Section. Writes to this register have no effect.

Offset:	15h
Bit	Description
7:0	Processor Data Checksum One Byte Checksum of the Header Section 00h- FFh: See Section 7.4.4 for calculation of the value

7.4.3.3 Processor Core Data

This section contains core silicon-related data.

7.4.3.3.1 CPUID: CPUID

This location contains the CPUID, Processor Type, Family, Model and Stepping. The CPUID field is a copy of the results in EAX[13:0] from Function 1 of the CPUID instruction. The MSB is at location 16h, the LSB is at location 17h. Writes to this register have no effect.

Example: If the CPUID of a processor is 0F68h, then the value programmed into offset 16 - 17h of the PIROM is 3DA0h.

Note:

The field is not aligned on a byte boundary since the first two bits of the offset are reserved. Thus, the data must be shifted right by two in order to obtain the same results.

Note:

The first two bits of the PIROM are reserved, as highlighted in the example below.

CPUID instruction results	0000	1111	0110	1000 (0F68h)
PIROM content	0011	1101	1010	00 00 (3DA0h)

Offset:	16h-17h
Bit	Description
15:14	Processor Type
	00b-11b: Processor Type
13:10	Processor Family
	00h-0Fh: Processor Family
9:6	Processor Model
	00h-0Fh: Processor Model
5:2	Processor Stepping
	00h-0Fh: Processor Stepping
1:0	Reserved
	00b-11b: Reserved



7.4.3.3.2 RES2: Reserved 2

These locations are reserved. Writes to this register have no effect.

Offset:	18h-19h
Bit	Description
15:0	RESERVED 2
	0000h-FFFFh: Reserved

7.4.3.3.3 FSB: Front Side Bus Speed

This location contains the front side bus frequency information. Systems may need to read this offset to decide if all installed processors support the same front side bus speed. Because the Intel NetBurst microarchitecture bus is described as a 4X data bus, the frequency given in this field is currently 667 MHz or 800 MHz. The data provided is the speed, rounded to a whole number, and reflected in hex. Writes to this register have no effect.

Example: The Dual-Core Intel Xeon processor 7100 series supports a 667 or 800 MHz front side bus. Therefore, offset 1A - 1Bh has a value of 029Bh or 0320h.

Offset:	1Ah-1Bh	
Bit	Description	
15:0	Front Side Bus Speed 0000h-029Ah: Reserved 029Bh: 667 MHz 029Ch-031Fh: Reserved 0320h: 800 Mhz 0321h-FFFFh: Reserved	

7.4.3.3.4 MPSUP: Multiprocessor Support

This location contains 2 bits for representing the supported number of physical processors on the bus. These two bits are MSB aligned where 00b equates to single-processor operation, 01b is a dual-processor operation, and 11b represents multi-processor operation. The Dual-Core Intel Xeon processor 7100 series is an MP processor. The remaining six bits in this field are reserved for the future use. Writes to this register have no effect.

Example: An MP processor will use C0h at offset 1Ch.

Offset:	1Ch
Bit	Description
7:6	Multiprocessor Support UP, DP or MP indictor 00b: UP 01b: DP 10b: Reserved 11b: MP
5:0	RESERVED
	000000b-111111b: Reserved



7.4.3.3.5 MCF: Maximum Core Frequency

This location contains the maximum core frequency for the processor. The frequency should equate to the markings on the processor and/or the QDF/S-spec speed even if the parts are not limited or locked to the intended speed. Format of this field is in MHz, rounded to a whole number, and encoded in hex format. Writes to this register have no effect.

Example: A 3.40 GHz processor will have a value of 0D48h, which equates to 3400 decimal. Therefore, offset 1D - 1Eh has a value of 0D48.

Offset:	1Dh-1Eh
Bit	Description
15:0	Maximum Core Frequency
	0000h-09C3: Reserved 09C4h: 2.5 Ghz 09C5h-0A27h: Reserved 0A28h: 2.6 GHz 0A29h-0BB7h: Reserved 0B88h: 3.0 GHz 0B89h-0C5Eh: Reserved 0C5Fh: 3.167 GHz 0C60h-0C7Fh: Reserved 0C80h: 3.2 GHz 0C81h-0D5Eh: Reserved 0D05h: 3.333 GHz 0D06h-0D47h: Reserved 0D48h: 3.4 GHz

7.4.3.3.6 MAXVID: Maximum Core VID

This location contains the maximum Core VID (Voltage Identification) voltage that may be requested via the VID pins. This field, rounded to the next thousandth, is in mV and is reflected in hex. Writes to this register have no effect.

Example: From Table 2-10 the maximum VID is 1.3500 V maximum voltage. Offset 1F - 20h would contain 0546h (1350 decimal).

Offset:	1Fh-20h
Bit	Description
15:0	Maximum Core VID
	0000h-0545h: Reserved 0546h: 1.35 V 0548h-FFFFh: Reserved

7.4.3.3.7 MINV: Minimum Core Voltage

This location contains the minimum Processor Core voltage. This field, rounded to the next thousandth, is in mV and is reflected in hex. The minimum V_{CC} reflected in this field is the minimum allowable voltage assuming the FMB maximum current draw. Writes to this register have no effect.

Note:

The minimum core voltage value in offset 21 - 22h is a single value that assumes the FMB maximum current draw. Refer to Table 2-10 and Table 2-11 for the minimum core voltage specifications based on actual real-time current draw.



Example: For a Dual-Core Intel Xeon processor 7100 series the minimum voltage is 0.991 V = 1.100 V (Min VID) - 0.209 V (Voltage Offset at maximum current). Offset 21 - 22h would contain 03DFh (0991 decimal).

Offset:	21h-22h
Bit	Description
15:0	Minimum Core Voltage
	0000h-03DEh: Reserved 03DF: 0.991 V 03E0h-FFFFh: Reserved

7.4.3.3.8 TCASE: T_{CASE} Maximum

This location provides the maximum T_{CASE} for the processor. The field reflects temperature in degrees Celsius in hex format. This data can be found in the Table 6-1. The thermal specifications are specified at the case Integrated Heat Spreader (IHS). Writes to this register have no effect.

Offset:	23h
Bit	Description
7:0	T _{CASE} Maximum
	00h-FFh: Maximum Case Temperature of the processor

7.4.3.3.9 PCDCKS: Processor Core Data Checksum

This location provides the checksum of the Processor Core Data Section. Writes to this register have no effect.

Offset:	24h
Bit	Description
7:0	Processor Core Data Checksum One Byte Checksum of the Header Section
	00h- FFh: See Section 7.4.4 for calculation of the value

7.4.3.4 Cache Data

This section contains cache-related data.

7.4.3.4.1 RES3: Reserved 3

These locations are reserved. Writes to this register have no effect.

Offset:	25h-26h
Bit	Description
15:0	RESERVED 3
	0000h-FFFFh: Reserved



7.4.3.4.2 L2SIZE: L2 Cache Size

This location contains the size of the level two cache in kilobytes. Writes to this register have no effect.

Example: The Dual-Core Intel Xeon processor 7100 series has a 2 MB (2048 KB) L2 cache total (1 MB L2 cache per core). Thus, offset 27 - 28h will contain 0800h.

Offset:	27h-28h
Bit	Description
15:0	L2 Cache Size
	0000h-07FFh: Reserved 0800h: 2 MB 0801h-FFFFh: Reserved

7.4.3.4.3 L3SIZE: L3 Cache Size

This location contains the size of the level three cache in kilobytes. Writes to this register have no effect.

Example: The Dual-Core Intel Xeon processor 7100 series has either a 4 MB (4096 KB), 8 MB (8192 KB) or 16 MB (16384 KB) L3 cache. Thus, offset 29 - 2Ah will contain 1000h (for 4 MB), 2000h (for 8 MB) or 4000h (for 16 MB).

Offset:	29h-2Ah
Bit	Description
15:0	L3 Cache Size 0000h-0FFFh: Reserved 1000h: 4MB 1001h-1FFFh: Reserved 2000h: 8MB 2001h-3FFFh: Reserved 4000h: 16MB 4001h-FFFFh: Reserved

7.4.3.4.4 MAXCVID: Maximum Cache VID

This location contains the maximum Cache VID (Voltage Identification) voltage that may be requested via the CVID pins. This field, rounded to the next thousandth, is in mV and is reflected in hex. Writes to this register have no effect.

Example: From Table 2-10 the maximum CVID is 1.3500 V maximum voltage. Offset 2B - 2Ch would contain 0546h (1350 decimal).

Offset:	2Bh-2Ch
Bit	Description
15:0	Maximum Cache VID
	0000h-0545h: Reserved 0546h: 1.35 V 0548h-FFFFh: Reserved



7.4.3.4.5 MINCV: Minimum Cache Voltage

This location contains the minimum Cache voltage. This field, rounded to the next thousandth, is in mV and is reflected in hex. The minimum V_{CACHE} reflected in this field is the minimum allowable voltage assuming the FMB maximum current draw for two processors. Writes to this register have no effect.

Note:

The minimum core voltage value in offset 2D - 2Eh is a single value that assumes the FMB maximum current draw for two processors. Refer to Table 2-10 and Table 2-12 for the minimum cache voltage specifications based on actual real-time current draw.

Example: For a Dual-Core Intel Xeon processor 7100 series the minimum voltage is 0.802 V = 1.100 V (Min CVID) - 0.298 V (Voltage Offset at maximum current). Offset 2D - 2Eh would contain 0322h (0802 decimal).

Offset:	2Dh-2Eh
Bit	Description
15:0	Minimum Cache Voltage
	0000h-0321h: Reserved 0322: 0.802 V 0323h-FFFFh: Reserved

7.4.3.4.6 RES4: Reserved 4

These locations are reserved. Writes to this register have no effect.

Offset:	2Fh-30h
Bit	Description
15:0	RESERVED 4
	0000h-FFFFh: Reserved

7.4.3.4.7 CDCKS: Cache Data Checksum

This location provides the checksum of the Cache Data Section. Writes to this register have no effect.

Offset:	31h
Bit	Description
7:0	Cache Data Checksum One Byte Checksum of the Header Section 00h- FFh: See Section 7.4.4 for calculation of the value

7.4.3.5 Package Data

This section provides package revision information.

7.4.3.5.1 PREV: Package Revision

This location tracks the highest level package revision. It is provided in ASCII format of four characters (8 bits \times 4 characters = 32 bits). The package is documented as 1.0, 2.0, etc. If this only consumes three ASCII characters, a leading space is provided in the data field.



Example: The A-0 and A-1 steppings of the Dual-Core Intel Xeon processor 7100 series utilizes the first revision package (FC-mPGA4). Thus, at offset 32-35h, the data is a space followed by 1.0. In hex, this would be 20, 31, 2E, 30. The B-0 stepping of the Dual-Core Intel Xeon processor 7100 series utilizes the second revision package (FC-mPGA6). Thus, at offset 32-35h, the data is a space followed by 2.0. In hex, this would be 20, 32, 2E, 30.

Offset:	32h-35h
Bit	Description
31:24	Character 4 ASCII character or 20h 00h-0FFh: ASCII character
23:16	Character 3 ASCII character
	00h-0FFh: ASCII character
15:8	Character 2 ASCII character
	00h-0FFh: ASCII character
7:0	Character 1 ASCII character
	00h-0FFh: ASCII character

7.4.3.5.2 RES5: Reserved 5

This location is reserved. Writes to this register have no effect.

Offset:	36h
Bit	Description
7:0	RESERVED 5
	00h-FFh: Reserved

7.4.3.5.3 PKDCKS: Package Data Checksum

This location provides the checksum of the Package Data Section. Writes to this register have no effect.

Offset:	37h
Bit	Description
7:0	Package Data Checksum One Byte Checksum of the Header Section 00h- FFh: See Section 7.4.4 for calculation of the value

7.4.3.6 Part Number Data

This section provides traceability. There are 208 available bytes in this section for future use.



7.4.3.6.1 PREV: Package Revision

This location contains seven ASCII characters reflecting the Intel part number for the processor. This information is typically marked on the outside of the processor. If the part number is less than 7 characters, a leading space is inserted into the value. The part number should match the information found in the marking specification found in Section 3. Writes to this register have no effect.

Example: A processor with a part number of 80546KF will have data found at offset 38 - 3Eh is 38, 30, 35, 34, 36, 4B, 46.

Offset:	38h-3Eh
Bit	Description
4F:48	Character 7 ASCII character or 20h
	00h-0FFh: ASCII character
47:40	Character 6 ASCII character or 20h
	00h-0FFh: ASCII character
39:32	Character 5 ASCII character or 20h
	00h-0FFh: ASCII character
31:24	Character 4 ASCII character
	00h-0FFh: ASCII character
23:16	Character 3 ASCII character
	00h-0FFh: ASCII character
15:8	Character 2 ASCII character
	00h-0FFh: ASCII character
7:0	Character 1 ASCII character
	00h-0FFh: ASCII character

7.4.3.6.2 RES6: Reserved 6

This location is reserved. Writes to this register have no effect.

Offset:	3Fh-4Ch
Bit	Description
111:0	RESERVED 6



7.4.3.6.3 PSERSIG: Processor Serial/Electronic Signature

This location contains a 64-bit identification number. The value in this field is either a serial signature or an electronic signature. Bits 5 & 6 of the Processor Feature Flags (Offset 78h) indicates which signature is present. Intel does not guarantee that each processor will have a unique value in this field. Writes to this register have no effect.

Offset:	4Dh=54h
Bit	Description
63:0	Processor Serial/Electronic Signature
	0000000h-FFFFFFFh: Electronic Signature

7.4.3.6.4 RES7: Reserved 7

This location is reserved. Writes to this register have no effect.

Offset:	55h-6Eh
Bit	Description
207:0	RESERVED 7

7.4.3.6.5 PNDCKS: Part Number Data Checksum

This location provides the checksum of the Part Number Data Section. Writes to this register have no effect.

Offset:	6F
Bit	Description
7:0	Part Number Data Checksum One Byte Checksum of the Header Section
	00h- FFh: See Section 7.4.4 for calculation of the value

7.4.3.7 Thermal Reference Data

This section is reserved for future use.

7.4.3.7.1 RES8: Reserved 8

This location is reserved. Writes to this register have no effect.

Offset:	70h
Bit	Description
7:0	RESERVED 8



7.4.3.7.2 RES9: Reserved 9

This location is reserved. Writes to this register have no effect.

Offset:	71h-72h
Bit	Description
15:0	RESERVED 9

7.4.3.7.3 TRDCKS: Thermal Reference Data Checksum

This location provides the checksum of the Thermal Reference Data Section. Writes to this register have no effect.

Offset:	73h
Bit	Description
7:0	Thermal Reference Data Checksum One Byte Checksum of the Header Section
	00h- FFh: See Section 7.4.4 for calculation of the value

7.4.3.8 Feature Data

This section provides information on key features that the platform may need to understand without powering on the processor.

7.4.3.8.1 PCFF: Processor Core Feature Flags

This location contains a copy of results in EDX[31:0] from Function 1 of the CPUID instruction. These details provide instruction and feature support by product family. A decode of these bits is found in the *Cedar Mill Processor Family BIOS Writers Guide* or the AP-485 Intel[®] Processor Identification and CPUID Instruction application note. Writes to this register have no effect.

Offset:	74h-77h
Bit	Description
31:0	Processor Core Feature Flags
	0000h-FFFFF: Feature Flags

7.4.3.8.2 PFF: Processor Feature Flags

This location contains additional feature information from the processor. Writes to this register have no effect.

Note: Bit 5 and Bit 6 are mutually exclusive (only one bit will be set).

Offset:	78h
Bit	Description
7	Multi-Core (set if the processor is a dual core processor)
6	Serial signature (set if there is a serial signature at offset 4D - 54h)
5	Electronic signature present (set if there is a electronic signature at 4D - 54h)
4	Thermal Sense Device present (set if an SMBus thermal sensor on package)



Offset:	78h
Bit	Description
3	Reserved
2	OEM EEPROM present (set if there is a scratch ROM at offset 80 - FFh)
1	Core VID present (set if there is a VID provided by the processor)
0	L3 Cache present (set if there is a level 3 cache on the processor)

7.4.3.8.3 PTCI: Processor Thread and Core Information

This location contains information regarding the number of cores and threads on the processor. Writes to this register have no effect.

Example: The Dual-Core Intel Xeon processor 7100 series has two cores and two threads per core. Therefore, this register will have a value of 0Ah.

Offset:	79h
Bit	Description
7:4	Reserved
3:2	Number of cores
1:0	Number of threads per core

7.4.3.8.4 APFF: Additional Processor Feature Flags

This location contains additional feature information for the processor. This field is defined as follows: Writes to this register have no effect.

Offset:	7Ah
Bit	Description
7	Reserved
6	Intel [®] Cache Safe Technology
5	C1E State
4	Intel® Virtualization Technology
3	Execute Disable
2	Intel® 64
1	Thermal Monitor 2
0	Enhanced Intel Speed Step [®] Technology

Bits are set when a feature is present, and cleared when they are not.



7.4.3.8.5 TAF: Thermal Adjustment Factors

This location contains information on thermal adjustment factors for the processor. This field and it's details are pending and will be updated in a future revision. Writes to this register have no effect.

Offset:	7Bh-7Ch		
Bit	Description		
15:8	Measurement Correction Factor		
7:0	Temperature Target		

7.4.3.9 Other Data

7.4.3.9.1 RES10: Reserved 10

These locations are reserved. Writes to this register have no effect.

Offset:	7Dh-7Eh
Bit	Description
15:0	RESERVED

7.4.3.9.2 FDCKS: Feature Data Checksum

This location provides the checksum of the Feature Data Section. Writes to this register have no effect.

Offset:	7Fh		
Bit	Description		
7:0	Feature Data Checksum One Byte Checksum of the Header Section		
00h- FFh: See Section 7.4.4 for calculation of the value			

7.4.4 Checksums

The PIROM includes multiple checksums. Table 7-7 includes the checksum values for each section defined in the 128 byte ROM.

Table 7-7. 128 Byte ROM Checksum Values

Section	Checksum Address
Header	0Dh
Processor Data	15h
Processor Core Data	24h
Cache Data	31h
Package Data	37h
Part Number Data	6Fh
Thermal Ref. Data	73h
Feature Data	7Fh



Checksums are automatically calculated and programmed by Intel. The first step in calculating the checksum is to add each byte from the field to the next subsequent byte. This result is then negated to provide the checksum.

Example: For a byte string of AA445Ch, the resulting checksum will be B6h.

AA = 10101010 44 = 01000100 5C = 0101100

AA + 44 + 5C = 01001010

Negate the sum: 10110101 + 1 = 101101 (B6h)

7.4.5 Scratch EEPROM

Also available in the memory component on the processor SMBus is an EEPROM which may be used for other data at the system or processor vendor's discretion. The data in this EEPROM, once programmed, can be write-protected by asserting the active-high SM_WP signal. This signal has a weak pull-down (10 $\mbox{k}\Omega$) to allow the EEPROM to be programmed in systems with no implementation of this signal. The Scratch EEPROM resides in the upper half of the memory component (addresses 80 - FFh). The lower half comprises the Processor Information ROM (addresses 00 - 7Fh), which is permanently write-protected by Intel.

7.4.6 SMBus Thermal Sensor

The processor's SMBus thermal sensor provides a means of acquiring thermal data from the processor's two thermal diodes. The thermal sensor is composed of control logic, SMBus interface logic, a precision analog-to-digital converter, and a single bank of precision current sources. The A/D converter and the current source are muxed between the two sensor channels. The sensor drives a small current through the p-n junction for the thermal diodes located on the processor core. The forward bias voltage generated across each thermal diode is sensed and the precision A/D converter derives a byte of thermal reference data, or a "thermal byte reading." The resolution of the least significant bit of a thermal byte is 1° Celsius.

The processor incorporates the SMBus thermal sensor onto the processor package. Upper and lower thermal reference thresholds can be individually programmed for each channel of the SMBus thermal sensor. Comparator circuits sample the register where the single byte of thermal data (thermal byte reading) is stored. These circuits compare the single-byte result against programmable threshold bytes. If enabled, the alert signal on the processor SMBus (SM_ALERT#) will be asserted when the sensor detects that either the high or low threshold is reached or crossed for each channel. Analysis of SMBus thermal sensor data may be useful in detecting changes in the system environment that may require attention.

The processor SMBus thermal sensor may be used to monitor long term temperature trends, but can not be used to manage the short term temperature of the processor or predict the activation of the thermal control circuit. As mentioned earlier, the processor's high thermal ramp rates make this infeasible. Refer to the thermal design quidelines listed in Section 1.2 for more details.

The SMBus thermal sensor feature in the processor cannot be used to measure T_{CASE} . The T_{CASE} specification in Section 6 must be met regardless of the reading of the processor's thermal sensor in order to ensure adequate cooling for the entire processor. The SMBus thermal sensor feature is only available while V_{CC} and SM_VCC are at valid levels and the processor is not in a low-power state.



7.4.7 Thermal Sensor Supported SMBus Transactions

The thermal sensor responds to five of the SMBus packet types: Write Byte, Read Byte, Send Byte, Receive Byte, and Alert Response Address (ARA). The Send Byte packet can be used for sending one-shot commands. The Receive Byte packet accesses the register commanded by the last Read Byte packet and can be used to continuously read from a register. If a Receive Byte packet was preceded by a Write Byte or send Byte packet more recently than a Read Byte packet, then the behavior is undefined. Table 7-8 through Table 7-12 diagram the five packet types. In these figures, 'S' represents the SMBus start bit, 'P' represents a stop bit, 'Ack' represents an acknowledge, and '///' represents a negative acknowledge (NACK). The shaded bits are transmitted by the thermal sensor, and the bits that aren't shaded are transmitted by the SMBus host controller.

Table 7-8. Write Byte SMBus Packet

S	Slave Address	Write	Ack	Command Code	Ack	Data	Ack	Р
1	7-bits	0	1	8-bits	1	8-bits	1	1

Table 7-9. Read Byte SMBus Packet

S	Slave Address	Write	Ack	Command Code	Ack	S	Slave Address	Read	Ack	Data	//	Р
1	7-bits	0	1	8-bits	1	1	7-bits	1	1	8- bits	1	1

Table 7-10. Send Byte SMBus Packet

S	Slave Address	Write	Ack	Command Code	Ack	P
1	7-bits	0	1	8-bits	1	1

Table 7-11. Receive Byte SMBus Packet

S	Slave Address	Read	Ack	Data	///	P
1	7-bits	1	1	8-bits	1	1

Table 7-12. ARA SMBus Packet

S	ARA	Read	Ack	Address	///	P
1	0001 100	1	1	Device Address ¹	1	1

Note

- This is an 8-bit field. The device which sent the alert will respond to the ARA Packet with its address in the seven most significant bits. The least significant bit is undefined and may return as a '1' or '0'. See Section 7.4.1 for details on the Thermal Sensor Device addressing.
- 2. The shaded bits are transmitted by the thermal sensor, and the bits that aren't shaded are transmitted by the SMBus host controller.



Table 7-13. SMBus Thermal Sensor Command Byte Bit Assignments

Register	Command	R/W	Lock ⁴	Reset State
RESERVED ² 00h		N/A	N/A	RESERVED
Ch. 1 Temp. Value ¹ 01h		R	N	0000 0000
Status Register 1	02h	R	N	Undefined
Configuration Register 1	03h	R	Υ	0000 0000
Conversion Rate Register	04h	R	Υ	0000 0111
RESERVED ²	05h - 06h	N/A	N/A	RESERVED
Ch. 1 Temp. High Limit ^{1,4}	07h	R	Υ	0101 0101
Ch. 1 Temp. Low Limit ^{1,4}	08h	R	Υ	0000 0000
Configuration Register	09h	W	Υ	0000 0000
Conversion Rate Register	0Ah	W	Υ	0000 0111
RESERVED ²	0Bh - 0Ch	N/A	N/A	RESERVED
Ch. 1 Temp. High Limit ^{1,4}	0Dh	W	Υ	0101 0101
Ch. 1 Temp. Low Limit ^{1,4}	0Eh	W	Υ	0000 0000
One-shot	0Fh	W	N/A	N/A
RESERVED ²	10h	N/A	N/A	RESERVED
Ch. 1 Temp. Offset ¹	11h	R/W	Υ	0000 0000
RESERVED ²	12h - 22h	N/A	N/A	RESERVED
Status Register 2	23h	R	N	0000 0000
RESERVED ²	24h - 29h	N/A	N/A	RESERVED
Ch. 2 Temp. Value	30h	R	N	0000 0000
Ch. 2 Temp. High Limit ⁴	31h	R/W	Y	0101 0101
Ch. 2 Temp. Low Limit ⁴	32h	R/W	Υ	0000 0000
RESERVED ²	33h	R	N/A	0000 0000
Ch. 2 Temp. Offset	34h	R/W	Y	0000 0000
RESERVED ²	35h - FDh	N/A	N/A	RESERVED
Manufacturer ID	FEh	R	N/A	0100 0001
Die Revision Code ³	FFh	R	N/A	1001xxxx

Notes:

- 1. Bit 3 of Configuration register 1 must be set to 0 (default value is 0).
- Writing to RESERVED bits may cause unexpected results. RESERVED bits that must be correctly programmed are identified in the register definitions in the following section. Reading from RESERVED bits will return unknown values.
- The 4 least significant bits of the thermal sensor die revision code may change and should not be used for identification.

All of the commands in Table 7-13 are for reading or writing registers in the SMBus thermal sensor, except the one-shot register (0Fh). The one-shot command forces the immediate start of a new conversion cycle. If a conversion is in progress when the one-shot command is received, then the command is ignored. If the thermal sensor is in stand-by mode when the one-shot command is received, a conversion is performed and the sensor returns to stand-by mode. The one-shot command is not supported when the thermal sensor is in auto-convert mode.

Note:

Writing to a read-command register or reading from a write-command register will produce invalid results.



The default command after reset is to a reserved value (00h). After reset, Receive Byte SMBus packets will return invalid data until another command is sent to the thermal sensor.

7.4.8 SMBus Thermal Sensor Registers

7.4.8.1 Thermal Value Registers

Once the SMBus thermal sensor reads a processor thermal diode, it performs an analog to digital conversion and stores the data in a temperature value register. The supported range is +127 to 0 decimal and is expressed as an eight-bit number representing temperature in degrees Celsius. This eight-bit value consists of seven bits of data and a sign bit (MSB) where the sign is always positive (sign = 0) and is shown in Table 7-14. The values shown are also used to program the Thermal Limit Registers.

The values of these registers should be treated as saturating values. Values above 127 are represented at 127 decimal, and values of zero and below may be represented as 0 to -127 decimal. If the device returns a value where the sign bit is set (1) and the data is 000_0000 through 111_1110, the temperature should be interpreted as 0° Celsius.

Table 7-14. Thermal Value Register Encoding

Temperature (°C)	Register Value (binary)
+127	0 111 1111
+126	0 111 1110
+100	0 110 0100
+50	0 011 0010
+25	0 001 1001
+1	0 000 0001
0	0 000 0000

7.4.8.2 Thermal Limit Registers

The SMBus thermal sensor has high and low Thermal Limit Registers for each channel. These registers allow the user to define high and low limits for the processor core thermal diode readings. The encoding for these registers is the same as for the thermal reference registers shown in Table 7-14. If either processor thermal diode reading equals or exceeds one of these limits, then the alarm bit (R1HIGH, R1LOW, R2HIGH, or R2LOW) in the Thermal Sensor Status Register is triggered.

7.4.8.3 Status Registers

The Status Registers shown in Table 7-15 and Table 7-16 indicates which, if any, thermal value thresholds for the processor core thermal diode have been exceeded. It also indicates whether a conversion is in progress or an open circuit has been detected in either processor core thermal diode connection. Once set, alarm bits stay set until they are cleared by a Status Register read. A successful read to the Status Register will clear any alarm bits that may have been set (unless the alarm condition persists). If the SM_ALERT# signal is enabled via the Thermal Sensor Configuration Register and a thermal diode threshold is exceeded, an alert will be sent to the platform via the SM_ALERT# signal.



Table 7-15. SMBus Thermal Sensor Status Register 1

Bit	Name	Reset State	Function
7 (MSB)	BUSY	N/A	If set, indicates that the device's analog to digital converter is busy.
6	RESERVED	RESERVED	Reserved for future use.
5	RESERVED	RESERVED	Reserved for future use.
4	R1HIGH	0	If set, indicates the processor core 1 thermal diode high temperature alarm has activated.
3	R1LOW	0	If set, indicates the processor core 1 thermal diode low temperature alarm has activated.
2	R10PEN	0	If set, indicates an open fault in the connection to the processor core 1 diode.
1	RESERVED	RESERVED	Reserved for future use.
0 (LSB)	RESERVED	RESERVED	Reserved for future use.

Table 7-16. SMBus Thermal Sensor Status Register 2

Bit	Name	Reset State	Function
7 (MSB)	RESERVED	RESERVED	Reserved for future use.
6	RESERVED	RESERVED	Reserved for future use.
5	RESERVED	RESERVED	Reserved for future use.
4	R2HIGH	0	If set, indicates the processor core 2 thermal diode high temperature alarm has activated.
3	R2LOW	0	If set, indicates the processor core 2 thermal diode low temperature alarm has activated.
2	R2OPEN	0	If set, indicates an open fault in the connection to the processor core 2 diode.
1	RESERVED	RESERVED	Reserved for future use.
0 (LSB)	ALERT	0	If set, indicates the ALERT pin has been asserted low. This bit gets reset when the ALERT output gets reset.

7.4.8.4 Configuration Register

The Configuration Register controls several functions of the temperature sensor such as ALERT# masking, stand-by mode, and others. Table 7-17 and Table 7-18 shows the bit definitions of the Configuration Registers.

Table 7-17. SMBus Thermal Sensor Configuration Register (Sheet 1 of 2)

Bit	Name	Reset State	Function
7 (MSB)	MASK	0	Mask SM_ALERT# bit. Clear the bit to allow interrupts via SM_ALERT# and allow the thermal sensor to respond to the ARA command when an alarm is active. Set the bit to disable interrupt mode. The bit is not used to clear the state of the SM_ALERT# output. An ARA command may not be recognized if the mask is enabled.
6	RUN/STOP	0	Stand-by mode control bit. If set, the device immediately stops converting and enters stand-by mode. It will perform new temperature measurements when a one-shot is performed. If cleared, the device automatically updates on a timed basis.
5	AL/TH	0	This bit selects the function of pin 13. Default = 0 = ALERT. Always set this bit to 0.



Table 7-17. SMBus Thermal Sensor Configuration Register (Sheet 2 of 2)

Bit	Name	Reset State	Function
4	RESERVED	RESERVED	Reserved for future use.
3	Remote 1/2	0	Setting this bit to 1 enables the user to read the processor core 2 values from the processor core 1 registers. Default = 0 means Read processor core 1 values from the processor core 1 registers. Always set this bit to 0.
2	Temp Range	0	Setting this bit to 1 enables the extended temperature measurement range (-50 °C to +150 °C). Default = 0 = $(0 \text{ °C to } 127 \text{ °C})$. Always set this bit to 0.
1	Mask R1	0	Setting this bit to 1 masks ALERTS due to the processor core 1 temperature exceeding a programmed limit. Default = 0. Always set this bit to 0.
0	Mask R2	0	Setting this bit to 1 masks ALERTS due to the processor core 2 temperature exceeding a programmed limit. Default = 0. Always set this bit to 0.

7.4.8.5 Conversion Rate Register

The contents of the Conversion Rate Registers determine the nominal rate at which analog-to-digital conversions happen when the SMBus thermal sensor is in auto-convert mode. There are two Conversion Rate Registers: address 04h for reading the conversion rate value; and address 04h for writing the value. Table 7-18 shows the mapping between Conversion Rate Register values and the conversion rate. As indicated in Table 7-13, the Conversion Rate Register is set to its default state of 1000b (16 Hz nominally) when the thermal sensor is powered up. There is a $\pm 30\%$ error tolerance between the conversion rate indicated in the conversion rate register and the actual conversion rate.

Table 7-18. SMBus Thermal Sensor Conversion Rate Register

Bit	Name	Reset State	Function
7 (MSB)	Averaging	0	Setting this bit to 1 disables averaging of the temperature measurements at the slower conversion rates. Default = 0 = Averaging enabled.



Table 7-18. SMBus Thermal Sensor Conversion Rate Register

Bit	Name	Reset State	Function
6	RESERVED	RESERVED	Reserved for future use.
5:4	Channel Selector	00	These bits are used to select the temperature measurement channels. 00 = Round robin 01 = Local Temperature 10 = Processor Core 1 Temperature 11 = Processor Core 2 Temperature Default = 00. Always set these bits to 00
3:0	Conversion Rates	1000	These bits determine how often the temperature sensor measures each temperature channel. Bit encoding = Conversions / sec 0000 = 0.0625 0001 = 0.125 0010 = 0.25 0011 = 0.5 0100 = 1 0101 = 2 0110 = 4 0111 = 8 1000 = 16 = default 1001 = 32 1010 = Continuous Measurements

7.4.9 SMBus Thermal Sensor Alert Interrupt

The SMBus thermal sensor located on the processor includes the ability to interrupt the SMBus when a fault condition exists. The fault conditions consist of:

- 1. a processor thermal diode value measurement that exceeds a user-defined high or low threshold programmed into the Command Register; or
- 2. disconnection of the processor thermal diode from the thermal sensor.

The interrupt can be enabled and disabled via the thermal sensor Configuration Register and is delivered to the system board via the SM_ALERT# open drain output. Once latched, the SM_ALERT# should only be cleared by reading the Alert Response byte from the Alert Response Address of the thermal sensor. The Alert Response Address is a special slave address shown in Table 7-12. The SM_ALERT# will be cleared once the SMBus master device reads the slave ARA unless the fault condition persists. Reading the Status Register or setting the mask bit within the Configuration Register does not clear the interrupt.





8 Boxed Processor Specifications

8.1 Introduction

Intel boxed processors are intended for system integrators who build systems from components available through distribution channels. Future revisions may have solutions that differ from those discussed here.


The thermal solution for the boxed Dual-Core Intel Xeon processor 7100 series, for each processor frequency, includes an unattached passive heatsink. This solution is targeted at chassis which are 3U and above in height.

This section documents baseboard and platform requirements for the thermal solution, supplied with the boxed Dual-Core Intel Xeon processor 7100 series. This section is particularly important to companies that design and manufacture baseboards, chassis and complete systems. Figure 8-1 shows the conceptual drawing of the boxed processor thermal solution.

Drawings in this section reflect only the specifications on the Intel boxed processor product. These dimensions should not be used as a generic keep-out zone for all cooling solutions. It is the system designer's responsibility to consider their proprietary cooling solution when designing to the required keep-out zone on their system platform and chassis.



Figure 8-1. Passive Dual-Core Intel® Xeon® Processor 7100 Series Thermal Solution (3U and larger)



Note:

- 1. The heatsink in this image is for reference only.
- 2. This drawing shows the retention scheme for the boxed processor.

8.2 Mechanical Specifications

This section documents the mechanical specifications of the boxed processor passive heatsink.

8.2.1 Boxed Processor Heatsink Dimensions

The boxed processor is shipped with an unattached passive heatsink. Clearance is required around the heatsink to ensure unimpeded airflow for proper cooling. The physical space requirements and dimensions for the boxed processor and assembled heatsink are shown in the following figures.



Figure 8-2. Top Side Board Keep-Out Zones (Part 1)






Figure 8-3. Top Side Board Keep-Out Zones (Part 2)






Figure 8-4. Bottom Side Board Keep-Out Zones






Figure 8-5. Board Mounting-Hole Keep-Out Zones






Figure 8-6. Thermal Solution Volumetric







Figure 8-7. Recommended Processor Layout and Pitch





8.2.2 Boxed Processor Heatsink Weight

The boxed processor heatsink weight is approximately 530 grams. See Section 3 of this document for details on the processor weight and the *Dual-Core Intel*® *Xeon*® *Processor 7100 Series Thermal/Mechanical Design Guidelines* for the enabled heatsink requirements.

8.2.3 Boxed Processor Retention Mechanism and Heatsink Supports

Baseboards and chassis's designed for use by system integrators should include holes that are in proper alignment with each other to support the boxed processor. See Figure 8-7 for example of processor pitch and layout.

Figure 8-1 illustrates the retention solution. This is designed to extend air-cooling capability through the use of larger heatsinks with minimal airflow blockage and minimal bypass. These retention mechanisms can allow the use of much heavier heatsink masses compared to legacy solution limitations by using a load path attached to the chassis pan. The CEK spring on the under side of the baseboard provides the necessary compressive load for the thermal interface material. The baseboard is intended to be isolated such that the dynamic loads from the heatsink are transferred to the chassis pan via the heatsink screws and heatsink standoffs. This reduces the risk of package pullout and solder joint failures in a shock and vibe situation.

The assembly requires larger diameter holes to compensate for the CEK spring embosses. See Figure 8-2 and Figure 8-3 for processor mounting thru holes. For further details on the solution, refer to the *Dual-Core Intel*® *Xeon*® *Processor 7100 Series Thermal/Mechanical Design Guidelines.*

8.3 Thermal Specifications

This section describes the cooling requirements of the heatsink solution utilized by the boxed processor.

8.3.1 Boxed Processor Cooling Requirements

The boxed processor will be cooled by forcing ducted chassis fan airflow through the passive heat sink solution. Meeting the processor's temperature specifications is a function of the thermal design of the entire system, and ultimately the responsibility of the system integrator. The processor temperature specification is found in Section 6 of this document. For the boxed processor passive heatsink to operate properly, chassis air movement devices are required. Necessary airflow and associated flow impedance is 29 cfm at $0.14^{\prime\prime}$ H₂O.

In addition, the processor pitch should be 3.25 inches, or slightly more, when placed in side by side orientation. Figure 8-7 illustrates the side by side orientation and pitch. Note that the heatsinks are interleaved to reduce air bypass.

It is also recommended that the ambient air temperature outside of the chassis be kept at or below 35 °C. The air passing directly over the processor heatsink should not be preheated by other system components (such as another processor), and should be kept at or below 40 °C. Again, meeting the processor's temperature specification is the responsibility of the system integrator.



8.3.2 Boxed Processor Contents

The boxed processor will include the following items:

- Dual-Core Intel Xeon processor 7100 series
- Unattached Passive Heatsink with captive screws
- Thermal Interface Material (pre-attached)
- Warranty / Installation manual with Intel Inside logo

The other items listed in Figure 8-1, required with this thermal solution should be shipped with either the chassis or the mainboard. They include:

- CEK Spring (typically included with mainboard)
- Chassis Standoffs
- System fans





9 Debug Tools Specifications

Please refer to the *eXtended Debug Port: Debug Port Design Guide for MP Platforms*, and the appropriate platform design guide for more detailed information regarding debug tools specifications.

9.1 Logic Analyzer Interface (LAI)

Intel is working with two logic analyzer vendors to provide logic analyzer interfaces (LAIs) for use in debugging Dual-Core Intel® Xeon® Processor 7100 Series processor systems. Tektronix and Agilent should be contacted to get specific information about their logic analyzer interfaces. The following information is general in nature. Specific information must be obtained from the logic analyzer vendor.

Due to the complexity of Dual-Core Intel® Xeon® Processor 7100 Series processor-based multiprocessor systems, the LAI is critical in providing the ability to probe and capture front side bus signals. There are two sets of considerations to keep in mind when designing a Dual-Core Intel® Xeon® Processor 7100 Series processor-based system that can make use of an LAI: mechanical and electrical.

9.1.1 Mechanical Considerations

The LAI is installed between the processor socket and the processor. The LAI pins plug into the socket, while the processor pins plug into a socket on the LAI. Cabling that is part of the LAI egresses the system to allow an electrical connection between the processor and a logic analyzer. The maximum volume occupied by the LAI, known as the keepout volume, as well as the cable egress restrictions, should be obtained from the logic analyzer vendor. System designers must make sure that the keepout volume remains unobstructed inside the system. Note that it is possible that the keepout volume reserved for the LAI may differ from the space normally occupied by the Dual-Core Intel® Xeon® Processor 7100 Series processor heatsink. If this is the case, the logic analyzer vendor will provide a cooling solution as part of the LAI.

9.1.2 Electrical Considerations

The LAI will also affect the electrical performance of the front side bus; therefore, it is critical to obtain electrical load models from each of the logic analyzer vendors to be able to run system level simulations to prove that their tool will work in the system. Contact the logic analyzer vendor for electrical specifications and load models for the LAI solution they provide.



Debug Tools Specifications

