



TABLE OF CONTENT

INTRODUCTION

| • | Definitions Scope of the report Key features of the report Objectives of the reports | |
|-------------|--|------|
| • | Methodology | |
| <u>IVIA</u> | RKET TRENDS | 2: |
| NO. | TEWORTHY NEWS | 24 |
| EXE | CUTIVE SUMMARY | 2 |
| PAT | ENT LANDSCAPE OVERVIEW | 42 |
| • | Time evolution of patent applications | |
| • | Major offices of patent applications | |
| • | Time evolution of patent applications by country | |
| • | Main patent assignees | |
| • | Industry supply-chain | |
| • | Technology history | |
| • | Time evolution of main patent assignees | |
| • | Acceleration of main patent assignees | |
| • | Countries of priority patents for patent assignees | |
| • | Countries of patent filings for patent assignees | |
| • | Legal status of patents for main patent assignees | |
| • | Remaining lifetime of granted patents | |
| • | Geographic map of granted patents and pending | pate |

Countries of granted patents and pending patent

applications for main patent assignees

| • | IΡ | coll | abo | ration | netwo | rk |
|---|----|------|-----|--------|-------|----|
| | | | | | | |

- Main patent transactions
- Licensing agreements
- IP competitors dependency by patent citations
- Most cited patents
- Granted patents near expiration date

IP POSITION OF MAIN PATENT ASSIGNEES 71

- IP specialization degree
- Prior art strength index
- IP leadership
- IP blocking potential
- IP enforcement potential
- The best IP positions
- Summary of patent portfolios
- Comparison of patent portfolios of the main IDMs, CONCLUSION Foundries and OSATs

PATENT LITIGATIONS

PATENT SEGMENTATION

For each segment: Number of patents, Time evolution of patent publications and main patent assignees, Matrix of patent assignees vs. technical segments, Matrix of steps/technical technology process VS. challenges/architecture, Matrix of main patent applicants ent vs. technical segments

TECHNICAL CHALLENGES

SAMPLE SAMPLE Solutions found in patents to solve warpage and die s issues

IP PROFILE OF KEY PLAYERS

132

Infineon, NXP/Freescale, STATS ChipPAC, TSMC, ASE, Deca Technologies, Nepes, Nanium, SPIL, Amkor, Powertech Technology, Intel, STMicroelectronics, Samsung, NCAP, WiLAN, 3D PLUS, Apple.

Each IP profile includes: time evolution of patent applications, world map of granted patents and pending patent applications, key features and strength of patent portfolio.

218




applications

Scope of the report (1/2)








Dies embedded in laminated materials

This type of package, also known as «embedded die» package is based on PCB manufacturing capability and therefore is not in the same category as Fan-Out technologies using molding compound: Resolution is lower (L/S of 10um or higher), type of tools used are different, most of actors are different (more substrate makers than OSATs or IDMs) and end-markets are different with more simple applications targeted.

Mold compound embedding on top of advanced-substrate (PCB type) solution (standard or coreless)

This type of package can also be considered as a Flip-Chip CSP. In the same way as dies embedded in laminated materials, Knowmade is not focusing this report on this type of technology because the resolution achieved and the end-markets targeted are different.



Scope of this report Fan-Out Wafer Level Packaging (FOWLP)




Scope of the report (2/2)

- This report provides a detailed picture of the patent landscape for **Fan-Out wafer level packaging** (FOWLP). All patents related to Fan-Out packaging were considered: chip-first, chip-last, face-down, face-up, single chip, multi-chip module, system-in-package (SiP) package-on package (Parallel (F2F), stacked dies ...
- This report covers patents published worldwide up to September 2016. We have selected and analyzed more than 3,160 patents and patent applications grouped in more than 1.260 patent families relevant to the scope of this report.

Included in the report


• Patents related to "Fan-Out" solutions that are embedding dies in a mold compound and are not using laminated advanced substrate for the redistribution lavers (RDL).

eWLB (Infineon, Nanium, STATS ChipPAC, ASE ...), RCP (Freescale/NXP, Nepes ...), InFO (TSMC), SWIFT & SLIM (Amkore), NTI/SLIT (SPIL/Xilinx), M-Series (Deca, ASE), CHIEFS & CLIP (PTI), WDoD (3D PLUS), etc...



Not included in the report

- Patents related to "Fan-Out" solutions that are embedding dies in laminated materials.
- Patents related to "Fan-Out" solutions where the mold compound embedding is on the top of advanced-substrate (PCB type), standard or coreless.
- Patent related to "Fan-Out" solutions that are using other design of package.





Key features of the report (1/2)



- The report provides **essential patent data** for **Fan-Out wafer level packaging** (chip-first, chip-last, face-down, face-up, single chip, multiple chip module, SiP, PoP, etc...).
- It provides **in-depth patent analyses** of **key technologies** and **key players** including:
 - IP trends including time evolutions and countries of patent filings.
 - Current legal status of patents.
 - Ranking of main patent applicants.
 - IP collaborations, joint developments and licensing agreements.
 - IP position of key players and relative strength of their patent portfolios.
 - Segmentation of patents by technology solution (chip-first/face-down, chip-first/face-up, chip-last), process steps (die placement, molding, planarization, RDL ...), architecture (multi-chip module, PoP, SiP, face-to-face package ...), technical challenge (warpage, die shift).
 - Matrix showing patent applicants and their patented technologies.
 - Technical solutions found in patents for warpage and die-shift issues.
- The "Fan-Out" **IP profiles of 18 key companies** is presented, including countries of filings, legal status of patents, patented technologies, prior-art strength index, IP blocking potential, partnerships and IP strategy: *Infineon, NXP/Freescale, STATS ChipPAC, TSMC, ASE, Deca Technologies, Nepes, Nanium, SPIL, Amkor, Powertech Technology, Intel, STMicroelectronics, Samsung, NCAP, WiLAN, 3D PLUS, Apple*



Key features of the report (2/2)



- The report also provides an extensive **Excel database** with **all patents** analyzed in the report (3,100+ patents), including technology segmentation.
- This **useful patent database** allows multi-criteria searches, including:
 - Patent publication number
 - Hyperlinks to the original documents
 - Priority date
 - Title
 - Abstract
 - Patent assignees
 - Technical segmentation (chip-first/face-down, chip-first/face-up, chip-last, die placement, molding, planarization, RDL ... multi-chip module, PoP, SiP, face-to-face package ... warpage, die shift).
 - Legal status for each member of the patent family
- <u>Disclaimer</u>: This report **does not provide** any insight analyses or counsel regarding **legal aspects** or the **validity** of any individual patent. KNOWMADE is a research firm that provides technical analysis and technical opinions. KNOWMADE is not a law firm. The research, technical analysis and/or work proposed or provided by KNOWMADE and contained herein is not a legal opinion and should not be construed as such.



Objectives of the report



Understand the competitive environment from technology and patent perspective

- ✓ Understand technology & market from a patent perspective.
- ✓ Understand the patent landscape.
- ✓ Identify risks & opportunities.
- ✓ Comprehend key trends in IP and technology development.
- ✓ List the major players and the relative strength of their patent portfolio.
- ✓ Name new players.
- ✓ Identify IP collaboration networks between key players (industrial and academic).
- ✓ Position key players within the value chain and understand their strategic decisions.
- ✓ Understand the competitive landscape, your current and future competitors.
- ✓ Understand your competitors' strategic direction and future product offerings.
- ✓ Determine your competitors' strengths and weaknesses.
- ✓ Identify current legal status of patented technologies.
- ✓ Identify key patents by assignees and technology.
- ✓ Identify blocking and valuable patents.
- ✓ Overview of past and current litigations and licensing agreements.
- ✓ Avoid patent infringement.
- ✓ Appreciate the link between the patent landscape and market evolutions.
- ✓ Discover new markets & technology directions.
- ✓ Identify untapped areas and opportunities to direct R&D and patenting activity.




MARKET TRENDS (1/2)

Fan-Out wafer level packaging (FOWLP) began volume commercialization in 2009/2010 with initial push by Intel Mobile. Start was promising but limited on narrow range of applications – essentially single die packages for cell phone baseband chips – and few customers. Later on, in 2012, big fab-less wireless/mobile players started slowly to require volume production after qualifying the technology for larger scope of applications including RF, Audio Codec, PMIC/PMU and more ... And this growth was confirmed among time with a market size of around US\$244 million in 2015 ("Fan-out: Technology & Market Trends 2016" report, Yole Développement, August 2016).

2016 is a turning point for the Fan-Out market since **Apple** and **TSMC** changed the game and may create a trend of acceptance of Fan-Out packages. Today, with **Apple** and its A10 processor using the **InFO-PoP** technology of **TSMC**, the market explodes. According to Yole Développement, the fan-out activity revenues forecast should reach about **US\$2.5billion in 2021**, with 80% growth between 2015 and 2017. The Apple getting involved will clearly bring more and more interest to the fanout platform. Following high volume adoption of InFO and further development of eWLB technology, a wave of new players and FOWLP technologies may enter the market.

Fan-Out activity revenues forecast (M\$) Breakdown by Fan-Out market type



Source: Yole Développement ("Fan-out: Technology & Market Trends 2016" report, August 2016)




Time evolution of patent applications for FOWLP



Patent activity in the field of fan-out wafer level packaging

3,160+ patents (1,260+ patent families*), including 1,600+ granted patents and 1,200+ pending patent applications






Time evolution of patent applications split by countries







- The USA is the first country of patent filings since the beginning of patenting activity in FOWLP field.
- **Decrease** of the share of **European** filings since mid-2000s.
- Increase of patent filings in Asia since 2010, especially in China.


Note: Europe includes patents filed in European countries and patents for which the European procedure was the filed document (EP patents). The European applications (EP patents) may hide countries that are not yet published.

Year of patent application



Main patent applicants for FOWLP








es), Xilinx, Xintec ...

Time evolution of main patent assignees involved in FOWLP





PATENT LANDSCAPE OVERVIEW

Number of patents and corresponding legal status for main patent assignees in FOWLPSTAPE

TO STATE OF THE PARTICULAR STATE

| | FOWLP patent porfolio | | | | | | | | | | |
|--|---------------------------------|---------|-----------------|-----------------------------------|-----------------|-------------------------------------|--|--|--|--|--|
| Patent Assignees | Number of Patent Families | Patents | Granted patents | Pending patent applications | Expired patents | Rejected or abandoned patents | | | | | |
| | | 499 | 203 | 288 | 0 | 8 | | | | | |
| THE RESERVE | | 560 | 316 | 221 | 0 | 23 | | | | | |
| Marie Control | | 408 | 203 | 167 | 0 | 38 | | | | | |
| 100 | | 234 | 84 | 130 | 0 | 20 | | | | | |
| - | | 152 | 96 | 34 | 0 | 22 | | | | | |
| - | | 150 | 104 | 23 | 5 | 18 | | | | | |
| | | 126 | 91 | 10 | 0 | 25 | | | | | |
| - | | 117 | 56 | 28 | 0 | 33 | | | | | |
| and the second | | 130 | 56 | 57 | 0 | 17 | | | | | |
| 10.00 | | 32 | 8 | 24 | 0 | 0 | | | | | |
| The state of the s | | 55 | 31 | 16 | 0 | 8 | | | | | |
| The state of the s | | 35 | 25 | 5 | 0 | 5 | | | | | |
| | | 38 | 24 | 7 | 0 | 7 | | | | | |
| 1911 | | 29 | 22 | 5 | 0 | 2 | | | | | |
| Section Sectioning | | 22 | 5 | 17 | 0 | 0 | | | | | |
| | | 49 | 23 | 24 | 0 | 2 | | | | | |
| | | 37 | 31 | 3 | 0 | 3 | | | | | |
| - | | 29 | 11 | 17 | 0 | 1 | | | | | |
| and the second | | 17 | 4 | 13 | 0 | 0 | | | | | |
| and the second | | 52 | 23 | 5 | 0 | 24 | | | | | |
| Market Control | | 43 | 28 | 14 | 0 | 1 | | | | | |
| - Parties | | 20 | 2 | 18 | 0 | 0 | | | | | |
| the state of the s | | 8 | 7 | 1 | 0 | 0 | | | | | |
| (All the Control of t | | 52 | 36 | 5 | 0 | 11 | | | | | |
| - | | 19 | 5 | 14 | 0 | 0 | | | | | |
| THE RESERVE OF THE PERSON NAMED IN | | 14 | 11 | 0 | 0 | 3 | | | | | |
| in and other | | 13 | 7 | 2 | 0 | 4 | | | | | |
| Control of Control | | 8 | 5 | 2 | 0 | 1 | | | | | |
| THE . | | 5 | 0 | 5 | 0 | 0 | | | | | |

A patent family is a set of patents filed in multiple countries to protect a single invention by a common inventor(s). A first application is made in one country – the priority country – and is then extended to other countries.












Remaining lifetime of granted patents for main patent assignees in FOWLP field












^{*} The remaining lifetime is based on the expected expiration date. The lifetime of a patent is typically limited at 20-years, calculated from the filing date, as long as the maintenance fees are paid. The expected expiration date is dependent on the accuracy and timeliness of the information provided by the patent offices.


Geographic map of granted patents and pending patent applications in FOWLP field






Countries of granted patents and pending patent applications for main patent assignees in FOWL

| B | Number | | Number of patent families containing granted patents in the corresponding country | | | | | Number of patent families containing pending patent applications in the corresponding country | | | | | | | | |
|--|-----------------------|-----|---|-------|-------|-------|--------|---|-----|--------|-------|-------|---------|--------|-----------|-------------|
| Patent Applicants | of patent families | USA | Europe | Japan | Korea | China | Taiwan | Singapore | USA | Europe | Japan | Korea | China | Taiwan | Singapore | PCT (WO) |
| 1000 | | | 1 | 1 | 28 | | | | 106 | 36 | | | | | | |
| AND DESCRIPTION OF THE PARTY OF | | | | | 6 | | | | 60 | | | | | | | |
| 19000 | | | 43 | | 2 | | | | 36 | 85 | | | | | | |
| | | | | | | | | _ | 34 | | | | | - | | |
| The last browners | | | 3 | 2 | 1 | | _ | _ | 23 | 2 | 4 | | | | | |
| 5/54 | | | | | 45 | | | | 14 | 1 | 1 | | | | | |
| | | | | | | | | <u>.</u> | . 3 | | | | | | | |
| E PROPERTY. | | | 1 | 2 | 18 | | _ | _ | 8 | 2 | | | - | _ | | |
| | | | 11 | 1 | 2 | - | | _ | 20 | 14 | 4 | | Marie 1 | _ | | |
| 100 | | | | | | | | _ | 1 | | | | | | | |
| | | | | | 22 | | | _ | 6 | 2 | | - | - | _ | | |
| | | | | | | | | - | 4 | | | - | | | | |
| 100 | | | | 6 | | | - | - | 3 | | | - | | - | | - |
| Married Married | | | | ь | | | | - | | 1 | | | | | | |
| 700,000 | | | | | | | | | 5 | 6 | | | | - | | |
| 70.000 | | | 8 | 2 | 2 | 3 | 2 | | | 1 | | | - | _ | | |
| 19,000,000 | | | 1 | | | | | | 4 | 8 | | - | | | | |
| 5,000 | | | | | | | 1 | | 7 | 4 | | | | | | |
| 100 | | | 8 | 4 | | | 2 | | , | 5 | 3 | | - | | | |
| ACC Sections | | | 2 | | 2 | 2 | 5 | | | | | | _ | | | |
| 1,000 | | | | | | | | | 3 | 1 | 5 | | | | | |
| 100 | | | | | | 7 | | | | | | | | | | |
| This book water | | | | | | 2 | 4 | | 1 | | | | | | | |
| MediaTek | 6 | | | | | 1 | 1 | | 4 | 4 | | | | | | |
| North Star (WiLAN) | 6 | | | | | 2 | 1 | | | | | | | | | |
| F raunhofer | 5 | | 2 | | | | | | | 1 | | | | | | |
| Powertech Technology | 5 | | | | 1 | 1 | 2 | | 1 | | | | | | | |
| SMIC | 5 | | | | | | | | | | | | | | | |






IP collaboration network in FOWLP field





Licensing agreements








Most cited patents in FOWLP field

| | | | | | | | | | | | 7,10 |
|-------------|-----------------|------------------------------|---------------|--|----------------|-------------|-------------------------|-----------------------------------|-------------------------------------|-------------|--|
| tent number | Patent assignee | | Title | | | | Current legal status | Number of forward citations | Application date (YYYY-MM-DD) | application | Average number of forward citations / Year |
| 498 | ** | tric by Lockheed 94) | Meth | | | <u>Open</u> | Expired | 724 | 7-09 | 23.3 | 31.1 |
| 193 | E | ogies | Single | A MARKET ROOM SHOWS AND SHOWS IT THE RE- | ion thereof | <u>Open</u> | Expired | 457 | 5-20 | 20.4 | 22.4 |
| 469 | | | Direct | e or an experience has been presented as | | <u>Open</u> | Granted | 345 | l-12 | 16.9 | 20.4 |
| 033 | (patent ri | tric by Lockheed 94) | Embe | to the strap described desides | | <u>Open</u> | Expired | 369 | 5-20 | 22.3 | 16.5 |
| 938 | Sa | ronics | Wafer | Specification and the Section Company of the Assessment | | <u>Open</u> | Granted | 235 | 7-18 | 14.2 | 16.5 |
| 303 | | 'AC | Meth | places what tops defende the anti-science are at the ci- | ■ e | <u>Open</u> | Granted | 103 | 5-09 | 7.3 | 14.0 |
| 389 | (patent ri | XP by North Star 2015) | Electr | | | <u>Open</u> | Granted | 114 | 2-20 | 8.8 | 12.9 |
| 034 | 1000000 | P AC | Semic bump | to all other contrast of the filter and the | re using stud | <u>Open</u> | Granted | 94 | 5-26 | 7.3 | 12.9 |
| 767 | E | ogies | Single | CHARLES SCHOOL SALES OF SALES SPECIA | ion thereof | <u>Open</u> | Expired | 202 | 5-29 | 18.3 | 11.0 |
| 374 | | 0 | Semic and m | and the second s | s for stacking | <u>Open</u> | Granted | 67 | 1-02 | 6.5 | 10.3 |
| 54156 | | AC | | the second contract of the second second | | <u>Open</u> | Abandoned | 52 | 5-29 | 5.3 | 9.8 |
| 936 | | PAC | FO-W | | cture for 3-D | <u>Open</u> | Granted | 34 | 3-15 | 3.6 | 9.5 |
| 552 | Sa | | substr | Carried Committee of the Committee of | redistribution | <u>Open</u> | Granted | 151 | l-12 | 16.8 | 9.0 |
| 975 | | | Flip-cl | | | <u>Open</u> | Granted | 68 | 2-12 | 7.7 | 8.9 |
| 295 | | 'AC | | the way would be because the state of the state of | rrier | <u>Open</u> | Granted | 61 | l-10 | 6.9 | 8.8 |
| 065 | E | ogies | Stack | Agenting the property of the party of the contract of the cont | | <u>Open</u> | Granted | 59 | 2-22 | 6.8 | 8.7 |
| 212 | | 'AC | Syster | THE RESERVE OF THE PERSON NAMED IN | | <u>Open</u> | Granted | 75 | 2-26 | 8.8 | 8.5 |
| 392 | 100000 | AC | | the first property of the second second second | nd mounting | <u>Open</u> | Granted | 53 | 5-14 | 6.4 | 8.3 |
| 703 | Sa | ronics | Semic manu | | method of | <u>Open</u> | Granted | 68 | 1-16 | 8.5 | 8.0 |
| 166 | |) | Wafer | White their person of the company of the | nce shielding | Open | Granted | 55 | l-19 | 6.9 | 8.0 |



Degree of IP specialization in FOWLP field





• Jut with the ialization in spatents are el packaging.



Degree of IP Specialization

The degree of IP specialization of a company represents the percentage of patents filed in a specific field over the whole patent portfolio of the company. It is an indicator of the patenting activity on a specific field.



Prior art strength index



The prior art strength index is based on the different of number patent families citing the portfolio. patent indicates the impact of the patents on the prior art compared to other patents.


- (*) Internal citations refer to citations coming from the corpus of patents selected for the study. External citations refer to citations coming from patents not selected for the study.
- (**) A relative impact factor (R.I.F) of 2 indicates that the patent portfolio is cited by two times more different patent families than the average of the corpus selected for the study. In other terms, the patent portfolio has two times more impact than the average.
- (***) Prior Art Strength Index = Relative Impact Factor multiplied by the number of patent families.



Prior art strength index (citations from all technology fields)



Prior art strength index









Evolution of the ranking of IP players from quantitative point of view (number of patent families) to prior art impact (strength index)

Prior Art = $\begin{bmatrix} No. \ of \\ patent \ families \end{bmatrix}$


citation ratio of patent families

citation ratio over all FOWLP patent families



IP leadership in FOWLP field










The more the patent applicant combines a high number of granted patents with a high number of pending patent applications, the more its IP leadership is high.



IP blocking potential in FOWLP field








The more the number of forward citations from different patent applicants is high, the more the capacity to hamper the other firms' attempts to patent a related invention is important. Note, however, that the identification of a "blocking patent" requires an in-depth specific analysis of each patents.




Potential future plaintiffs in FOWLP field

Potential future plaintiffs in FOWLP



The more the patent applicant combines a high propensity to litigate its US patents (all sectors) with a high number of granted patents on fan-out wafer level packaging, the more its IP enforcement potential in the FOWLP field is high. The more the IP enforcement potential is high, the more the risk to see the patent applicant becoming a future plaintiff in the FOWLP field is important.













The best IP positions in FOWLP patent landscape





Summary of patent portfolios






IP POSITION OF KEY PLAYERS


Comparison of FOWLP patent portfolios held by the main IDMs, Foundries and OSATs

SAMPLE

OCATA

IDMs and Foundries OSATs





OSAT: Outsource Semiconductor Assembly and Test

IDMs: Integrated Device Manufacturers



PATENT LITIGATIONS

The situation could rapidly change due to the market adoption



Not yet litigation cases in Fan-Out wafer level packaging, but this could change in near future.



In a **patent infringement** action, the **potential sales volume plays a major role** for assessing the damage award.

The choice of **Apple** to adopt the FOWLP platform (**TSMC** InFO-PoP) for its A10 APE (iPhone 7) and the presence of **patent licensing companies** (**WiLAN**) in the patent landscape, are **tangible signs of the market explodes**.

Market adoption:


| Fan-Out wafer | han 240 millions |
|-------------------|--|
| dollars, and it l | MC as a supplier |
| of Fan-Out pace. | ket Trends 2016" |
| report, Yole Dé | ons with high IO |
| counts. Market | v IO applications |
| will grow and () | by many OSATs, |
| IDMs, and four | and JCET/STATS |
| ChipPAC. Num | Committee and the committee of the commi |
| As the market | to a competitive |
| | |

Patent licensing companies:

| WiLAN, a | ny Effikant akitabahadin-Effit, lamba marikataha a p | destinated because the total and an extreme study of | Round Rock Research |
|--------------|--|--|-------------------------|
| and Tesse | Steel SSS, MSSS become paged translet made | ter and transcrip of behaviours in communication and | . The company began |
| litigating i | and the hear bedred a saw the 100 tipotes on | entire that \$500 and before \$1 while without | n more than 50 active |
| cases incl | to the disposition on the self- | | |
| In June of | median equips 1,6000 placed modes. Follow | potent annichme bilberry/lipsoids Albert II print | tent assets) related to |
| Fan-Out w | the females desired that the best of the second | Section in the second section of the second section is a second section of the second section in the second section is a second section of the second section of the second section is a second section of the section of the second section of the section o | assets) from Freescale |
| Semicond | AND REAL PROPERTY AND ADDRESS OF THE PARTY AND | and the first production in the contract of th | |




Number of patents, time evolution of patent publications and main patent assignees





Matrix of patent assignees vs. technical segments














Matrix of technology vs. process steps/technical challenges/architecture




| | e numbers present the | | ı | PROCESS STEPS | ; | | | NICAL ENGES | ARCHITECTURE | | | | | |
|---------------------------|--------------------------|------------------|---------|---------------|-----|----------------------------|-----------|----------------|-------------------------------|---------------------------------|--------------------------------|----------------------------------|-----------------|---------------------------------|
| number of patent families | | Die placement | Molding | Planarization | RDL | Foundry BEOL | Die shift | Warpage | MCM (multi-chip module) | PoP (package-on- package) | SiP (system-in- package) | F2F (face-to-face package) | Stacked dies | TMV (through molding via) |
| ≿ | Chip-first Face-down | | - | - 11 | ** | 2 | - | 176 | - | 154 | | - | | - |
| TECHNOLOGY | Chip-first Face-up | 15 | 16 | 6 | 19 | 5 | H | 26 | * | 87 | 4 | H | | 28 |
| E | Chip-last | 0 | 0 | 0 | 20 | 17 | | 100 | | 24 | | | | |
| | White space | | | | | The most of FO-POP patents | | | | | | | | |

82 (Qualcomm, 2015) The process flow may include BEOL processes




52 (TSMC, 2014) The metal layers may be formed using a dual-damascene process



are mainly chip-first solution




Matrix of main patent applicants vs. technical segments





Matrix of main patent applicants vs. technical segments






WARPAGE

Warpage issue for Fan-Out packaging

Warpage remains a major challenge for Fan-Out, and it will be even more critical with panels.

In the case of FOWLP, wafer can bend and bow due to mechanical stress during mold curing and debonding of the reconstituted wafer. Warpage leads to complications or the impossibility of following process steps once the wafer is bent due non-uniformity of the substrate (alignment issues, non-uniformity of depositions, etc...) which can result in yield loss. It creates stress on dies, which can damage them, and also can damage adhesive after RDL.





The encapsulation layer has a thermal expansion coefficient (CTE) higher than those of other constituents is formed on both lateral sides and upper sides of the dies, thus the die package warps, thereby deteriorating the reliability of the die package.

Warpage is a big challenge. The epoxy mold wafers can be warped after curing, and the size and shape of the warpage can change for different shapes and density of the embedded die. In an effort to reduce cost and package height, the thickness of the substrate reduces too, although this tends to make the wafer less stiff and therefore flatten under gravity.



WARPAGE

_

BOTH HARD TRANSPORT

Technical solutions found in patent to solve warpage issue for Fan-Out packaging

More than patent families are related to the warpage issue for Fan-Out wafer level packaging.

- Inventions claim a solution to solve the warpage issue in chip-first face-down configuration. The main patent applicants are
- inventions claim a solution to solve the warpage issue in chip-first face-up configuration. The main patent applicants are
- 10+ inventions claim a solution to solve the warpage issue in chip-last configuration. The main patent applicants are

Technical solutions found in patents (more details in the next pages):

- Use of hard wafer carrier such as silicon, metal (), glass (TSMC) or ceramics ()
- Use of a stress relief layer (STATS ChipPAC,
- Use of a thermally conductive sheet (
- Use of embedded units (NXP/Freescale,
- Use of a recessed portions in the mold compound (SPIL, property or in the interconnect surface (NXP/Freescale)
- Use of a **pressure member** on the encapsulant (
- Better mold compound material formulation to reduce stress during deposition and RDL manufacturing ().
- Improved lithography (better equipment) to take warpage into account while processing.
- Improvement of monitoring to better enhance the process.




WARPAGE

Technical solutions found in patent to solve warpage issue for Fan-Out packaging



Use of a stress relief layer




An insulating layer disposed over the die (and encapsulant) and into a channel formed in the die and/or encapsulant.





Stress relief layer (140)



03 (filed in 2009, granted since 2011)

Forming stress relief layer between die and interconnect structure.






WARPAGE

Technical solutions found in patent to solve warpage issue for Fan-Out packaging




Use of embedded units





The **EGP**, typically fabricated from copper, is used to control warpage of the panel assembly, but also the die shift and can also be used to provide a single routing option for ground in a finished semiconductor package.





A warp compensation sheet (WCS) which laterally surrounds individual devices 30 in encapsulation.






WARPAGE


Technical solutions found in patent to solve warpage issue for Fan-Out packaging




Use of recessed portions



The formation of the recessed portions release the stress of the insulating layer and prevent warpage of the insulating layer from taking place.





Forming thick encapsulant for stiffness with recesses.






DIE SHIFT


Die shift issue for chip-first Fan-Out packaging



Die shift during molding and mold curing is one of the major processing hurdles in chip-first FOWLP processes. It limits pitch capability and vield.

Die shift is an unwanted movement of the chip after placing it on the carrier and depositing the molding. It results from shrinkage of the mold during curing. It can go up to several tens of microns. The consequence of die shift is an inaccurate alignments of die pads of reconfigured wafers which can cause yield losses. In case of multi-components FOWLP there can be die shifts in different directions within the same package. This is a critical issue which limits integration capability.





Source: A*Star

Source: Yole Développement

electrical connection redistribution structure (RDL)

semiconductor chips is adversely affected, and consequently the product yield is reduced.

The thermal release tape is flexible. During a molding process, the coefficient of thermal expansion (CTE) of the thermal release tape and lateral forces from the encapsulant can

likely cause positional deviation of the

semiconductor chips (that is, positions of the semiconductor chips are deviated from a

chip areas), thereby adversely affecting the positional accuracy of the semiconductor chips. The larger the size of the carrier is, the

more severe the positional deviation of the

semiconductor chips becomes. As such, the

between

and the



Known Good Dies shift as a result

DIE SHIFT

Technical solutions found in patent to solve die shift issue for chip-first Fan-Out pack

More than patent families are related to the die shift issue for chip-first FOWLP.

• 30+ inventions claim a solution to solve the die shift issue in chip-first face-down configuration. The main patent applicants are



• inventions claim a solution to solve the die shift issue in chip-first face-up configuration. The main patent applicants are




Technical solutions found in patents (more details in the next pages):

- Use of an embedded units (NXP/Freescale)
- Use of recessed portions (
- Use of a **positioning unit** allowing the alignment of the circuit layer to the electronic elements (SPIL)
- Use of a **double encapsulation** process (
- Use of an adaptive patterning of RDL after die shift to take it in account (Deca Technologies)
- Forming the RDL before moulding the resin (3D Plus)
- Improve alignment lithography (




DIE SHIFT
Technical solutions found in patent to solve die shift issue for **chip-first** Fan-Out package (Proposition)

Use of an adhesive/fixing material



(filed in 2009, granted since 2014)



(filed in 2009, granted since 2014)

An adhesive material is deposited as a plurality of islands or bumps on the carrier or active surface of the semiconductor die.




Matched patterns and alignment slots to enhance structural stability and minimize any physical shift






DIE SHIFT
Technical solutions found in patent to solve die shift issue for **chip-first** Fan-Out package for **chip-first** Fan-Out pac


Use of an adaptive patterning of RDL







(filed in 2010, granted since 2014) Counterparts in China and Singapore







IP PROFILE OF KEY PLAYERS





































TSMC (Taiwan Semiconductor Manufacturing Company)

InFO technology








| Packaging product | Process features | Current status | L/S Features | No. of layers | Applications |
|-------------------|--|---|------------------------------|------------------|--|
| InFO | ated Cu via L-first approach L process For single die rith 4 chips ductor e lesign | Introduced in 2016 (Apple A10 processor) In volume production on 300mm | 5/5μm (2016) 2/2μm (2017) | 1-4 | Mobile application processor APE, baseband RFIC, PMIC |





Source: TSMC



TSMC (Taiwan Semiconductor Manufacturing Company)

InFO technology














TSMC (Taiwan Semiconductor Manufacturing Company)

IP profile in Fan-Out wafer level packaging









TSMC's InFO-PoP

Teardown analysis of the Apple's A10 APE










The teardown of the A10 application processor has been performed by our partner System Plus Consulting (TSMC Integrated Fan-Out (inFO) Package in Apple's A10 Application Processor report, System Plus Consulting, October 2016). The technology analysis reveals some key features of the InFO package, such as the

A10 package cross section. Source: "TSMC Integrated Fan-Out (inFO) Package in Apple's A10 Application Processor" report, System Plus Consulting, October 2016.

describe the STO Standing and parented, problem are also build anknown of different communities has been selected to the





TSMC's InFO-PoP from Apple's A10 APE














Related patents

Source: "TSMC Integrated Fan-Out (inFO) Package in Apple's A10 Application Processor" report, System Plus Consulting, October 2016.











XXXXXXXXXXXX

TSMC's InFO-PoP from Apple's A10 APE

XXXXXXXXXXXXXX

















Related patents


Source: "TSMC Integrated Fan-Out (inFO) Package in Apple's A10 Application Processor" report, System Plus Consulting, October 2016.

Some **TSMC**'s patents mention












APPLE

Fan-Out technology



Apple chose the TSMC's InFO-PoP technology for its A10 APE in 2016. According to Yole Développement, the entrance of TSMC as a supplier of Fan-Out packaging for Apple's APE made a big change, with the market expected to jump from \$244M in 2015 to \$821M in 2017 ("Fan-out: Technology & Market Tren 2016" report, Yole Développement, August 2016).

Apple has filed some patents on Fan-Out wafer level packaging in 2014-2015, including chip-last/chip-first solutions, Package-on-Package and System-in-Package. This recent patenting activity reflect a real interest for the FOWLP platform.






POLARIS INNOVATIONS (WILAN)

Patents on fan-out wafer level packaging











KnowMade SARL 2405 route des Dolines 06902 Sophia Antipolis, France

> www.knowmade.com contact@knowmade.fr