

Data sheet acquired from Harris Semiconductor SCHS045C – Revised October 2003

CMOS Multifunction Expandable 8-Input Gate

High-Voltage Types (20-Volt Rating)

© CD4048B is an 8-input gate having four control inputs. Three binary control inputs — Ka, Kb, and Kc — provide the implementation of eight different logic functions. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR and AND/NOR.

A fourth control input, Kd, provides the user with a 3-state output. When control input Kd is high, the output is either a logic 1 or a logic 0 depending on the inner states. When control input Kd is low, the output is an open circuit. This feature enables the user to connect this device to a common bus line.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

POWER DISSIPATION PER PACKAGE (PD):

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

LEAD TEMPERATURE (DURING SOLDERING):

In addition to the eight input lines, an EXPAND input is provided that permits the user to increase the number of inputs into a CD4048B (see Fig. 2). For example, two CD4048Bs can be cascaded to provide a 16-input multifunction gate. When the EXPAND input is not used, it should be connected to V_{SS} .

The CD4048B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).


INPUTS FOR THE PROPERTY OF THE

Features:

- Three-state output
- Many logic functions available in one package
- Standardized, symmetrical output characteristics

CD4048B Types

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD}=5 V, 2 V at V_{DD} = 10 V, 2.5 V at V_{DD}=15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



Voltages referenced to VSS Terminal)-0.5V to +20V

OPERATING-TEMPERATURE RANGE (TA).....-55°C to +125°C

STORAGE TEMPERATURE RANGE (T_{stg}).....-65°C to +150°C

INPUT VOLTAGE RANGE, ALL INPUTS -0.5V to V_{DD} +0.5V DC INPUT GURRENT, ANY ONE INPUT +10mA


RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMI | | |
|---|------|------|-------|
| CHARACTERISTIC | MIN. | MAX. | UNITS |
| Supply-Voltage Range (For T_A = Full Package Temperature Range) | 3 | 18 | V |

Applications:

- Selection of up to 8 logic functions
- Digital control of logic
- General-purpose gating logic
 - Decoding
- Encoding



TERMINAL ASSIGNMENT





Fig. 2 - Logic diagram.



 ${\it Fig.~3-Actual-circuit~logic~configurations.}$




Fig. 4-12-input OR/AND gate.

Fig. 5 - 16-input NOR gate.




Fig. 6 — Typical output low (sink) current characteristics.




Fig. 7 — Minimum output low (sink) current characteristics.




Fig. 8 — Typical output high (source) current characteristics.




Fig. 9 — Minimum output high (source) current characteristics.

CD4048B Types

STATIC ELECTRICAL CHARACTERISTICS

| | | | _ | | | | | | | | 1 | |
|---|----------------|-------|-----|---------------------------------------|-------|-------|-------|----------|-------------------|------|-------|--|
| CHARACTER- | CONI | DITIO | ļs | LIMITS AT INDICATED TEMPERATURES (°C) | | | | | | | | |
| ISTIC | V _O | VIN | VDD | | | UNITS | | | | | | |
| | (v) | (V) | (V) | 55 | 40 | +85 | +125 | Min. | Тур. | Max. | | |
| Quiescent Device | - | 0,5 | 5 | 0.25 | 0.25 | 7.5 | 7.5 | _ | 0.01 | 0.25 | | |
| Current, | | 0,10 | 10 | 0.5 | 0.5 | 15 | - 15 | - | 0.01 | 0.5 | | |
| IDD Max. | | 0,15 | 15 | 1 | 1 | 30 | 30 | - | 0,01 | 1 | μΑ | |
| | _ | 0,20 | 20 | 5 | 5 | 150 | 150 | - | 0.02 | 5 | | |
| Output Low | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | · | | |
| (Sink) Current | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | _ | 1 | |
| IOL Min. | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | _ |] | |
| Output High (Source) Current, IOH Min. | 4.6 | 0,5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | 1 | · – | mA | |
| | 2.5 | 0,5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | - | | |
| | 9.5 | 0,10 | 10 | ~1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | - | | |
| | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | - | | |
| Output Voltage: | | 0,5 | 5 | | 0 | .05 | | _ | 0 | 0.05 | | |
| Low-Level, VOL Max. | - | 0,10 | 10 | | 0 | .05 | | _ | 0 | 0.05 |]] | |
| VUL Max. | - | 0,15 | 15 | 0.05 | | | | ÷ | 0 | 0.05 |] v [| |
| Output Voltage: | - | 0,5 | 5 | | 4 | 95 | 1 - 1 | 4.95 | 5 | - |] | |
| High-Level, | - " | 0,10 | 10 | | 9 | 95 | | 9.95 | 10 | | | |
| VOH Min. | | 0,15 | 15 | | 14 | .95 | | 14.95 | 15 | - | | |
| Input Low | 0.5,4.5 | _ | 5 | | 1 | .5 | | - | _ | 1.5 | | |
| Voltage, | 1,9 | | 10 | | | 3 | | | _ | 3 | l i | |
| VIL Max. | 1.5,13.5 | _ | 15 | | | 4 | | - | | 4 | ١ ا | |
| Input High | 0.5,4.5 | _ | 5 | | . 3 | .5 | | 3.5 | <u> </u> | _ | V | |
| Voltage, | 1,9 | | 10 | | | 7 | | 7 | _ | _ | | |
| VIH Min. | 1.5,13.5 | - | 15 | | 1 | 1 | | 11 | | _ | | |
| Input Current IJN Max. | | 0,18 | 18 | ±0,1 | ±0.1 | ±1 | ±1 | - | ±10 ⁻⁵ | ±0.1 | μΑ | |
| 3-State Output Current, IOUT | 0,18 | 0,18 | 18 | ±0.4 | ±0.4 | ±12 | ±12 | - | ±10 ⁻⁴ | ±0.4 | μΑ | |




Fig. 10 -- Typical propagation delay time (logic inputs to output) as a function of load capacitance.




Fig. 11 - Typical transition time vs. load capacitance.

IMPLEMENTATION OF EXPAND INPUT FOR 9 OR MORE INPUTS

| OUTPUT FUNCTION | FUNCTION NEEDED AT EXPAND INPUT | OUTPUT BOOLEAN EXPRESSION |
|--------------------|---------------------------------------|------------------------------|
| NOR | OR | J=(A+B+C+D+E+F+G+H)+(EXP) |
| OR | OR | J=(A+B+C+D+E+F+G+H)+(EXP) |
| AND | NAND | J=(ABCDEFGH)·(EXP) |
| NAND | NAND | J=(ABCDEFGH)·(EXP) |
| OR/AND | NOR | J=(A+B+C+D) (E+F+G+H) (EXP) |
| OR/NAND | NOR | J=(A+B+C+D)·(E+F+G+H)·(EXP) |
| AND/NOR | AND | J=(ABCD)+(EFGH)+(EXP) |
| AND/OR | AND | J=(ABCD)+(EFGH)+(EXP) |

Note: (EXP) designates the EXPAND function (i.e., $x_1+x_2+\ldots x_N$).

NOTE: Refer to FUNCTION TRUTH TABLE for connection of unused inputs.




Fig. 12 — Typical power dissipation as a function of input frequency.

CD4048B Types

DYNAMIC CHARACTERISTICS at TA=25°C, CL=50 pF, Input t_r,t_f=20 ns, RL=200 k Ω unless otherwise specified

| | TEST CONDI | TIONS | LIM | ITS | | |
|------------------------------------|----------------------|-------|-----------|-------|----|--|
| CHARACTERISTIC | V _{DD} | | All Packs | UNITS | | |
| | | V | Тур. | Max. | | |
| Propagation Delay: tpHL,tpLH | | 5 | 300 | 600 | | |
| Inputs to Output and | | 10 | 150 | 300 | | |
| Ka to Output | | 15 | 120 | 240 | | |
| Kb to Output | | 5 | 225 | 450 | | |
| | | 10 | 85 | 170 | | |
| | | 15. | 55 | 110 | | |
| Kc to Output | | 5 | 140 | 280 | | |
| | | 10 | 50 | 100 | | |
| | | 15 | 40 | 80 | | |
| Expand Input to Output | | 5 | 190 | 380 | ns | |
| | <u> </u> | 10 | 90 | 180 | | |
| | | 15 | 65 | 130 | | |
| 3-State Propagation Delay: | | 5 | 80 | 160 | | |
| Kd to Output tpHZ,tpLZ | R _L =1 kΩ | 10 | 35 | 70 | | |
| ^t PZH, ^t PZL | See Fig.21 | 15 | 25 | 50 | | |
| Transition Time: tTHL,tTLH | | 5 | 100 | 200 | • | |
| 11190 11911 | ! | 10 | 50 | 100 | | |
| | | 15 | 40 | 80 | | |
| Input Capacitance: C | Any inp | ut | 5 | 7 | pF | |
| 3-State Output Capacitance | | : | 5 | 10 | pr | |




Fig. 13 – Dynamic power dissipation test circuit.

FUNCTION TRUTH TABLE

| OUTPUT FUNCTION | BOOLEAN EXPRESSION | Ka | Кb | Kc | UNUSED | | | |
|--|-----------------------|----|----|----|-----------------|--|--|--|
| NOR | J≈A+B+C+D+E+F+G+H | 0 | 0 | 0 | V _{SS} | | | |
| OR | J=A+B+C+D+E+F+G+H | 0 | 0 | 1 | VSS | | | |
| OR/AND | J=(A+B+C+D)•(E+F+G+H) | 0 | 1 | 0 | V _{SS} | | | |
| OR/NAND | J=(A+B+C+D)·(E+F+G+H) | 0 | 1 | 1 | V _{SS} | | | |
| AND | J=ABCDEFGH | 1 | 0 | 0 | V _{DD} | | | |
| NAND | J=ABCDEFGH | 1 | 0 | 1 | V _{DD} | | | |
| AND/NOR | J=ABCD+EFGH | 1 | 1 | 0 | V _{DD} | | | |
| AND/OR | J=ABCD+EFGH | 1 | 1 | 1 | V _{DD} | | | |
| K _d =1 Normal Inverter Action | | | | | | | | |
| K _d =0 High Impedance Output | | | | | | | | |

EXPAND Input=0

* See Figs. 1,2,3,4, and 5.

TEST CIRCUITS - STATIC MEASUREMENTS




Fig. 14 — Quiescent device current test circuit.

Fig. 15 — Input voltage test circuit.

Fig. 16 - Input current test circuit.

TEST CIRCUITS - DYNAMIC MEASUREMENTS




Fig. 17 — Test circuit for t_{PHL}, t_{THL}, end t_{TLH} (AND) measurements.

Fig. 18 — Waveforms for t_{PHL} and t_{PHL} (AND).

Fig. 19 — Waveforms for t_{THL} and t_{TLH} (AND).




Fig. 20 — Test circuit for t_{PZL} , t_{PZH} , t_{PLZ} , and t_{PHZ} (AND).





Fig. 21 — Waveforms for t_{PZL} , t_{PZH} , t_{PLZ} , and t_{PHZ} (AND).



Dimensions and pad layout for CD4048BH.

Dimensions in parantheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).





24-Aug-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|-------------------------|---------|
| CD4048BE | ACTIVE | PDIP | N | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -55 to 125 | CD4048BE | Samples |
| CD4048BF3A | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | CD4048BF3A | Samples |
| CD4048BM | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4048BM | Samples |
| CD4048BM96 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4048BM | Samples |
| CD4048BPW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM048B | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

24-Aug-2018

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4048B, CD4048B-MIL:

Catalog: CD4048B

Military: CD4048B-MIL

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2009

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| | Dimension designed to accommodate the component thickness |
| | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD4048BM96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |

www.ti.com 29-Jul-2009



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD4048BM96 | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated