

AD-763 734

INTERFACE MESSAGE PROCESSORS FOR THE  
ARPA COMPUTER NETWORK

Frank E. Heart

Bolt Beranek and Newman, Incorporated

Prepared for:

Advanced Research Projects Agency

July 1973

DISTRIBUTED BY:

**NTIS**

National Technical Information Service  
U. S. DEPARTMENT OF COMMERCE  
5285 Port Royal Road, Springfield Va. 22151

**Best  
Available  
Copy**

Report No. 2580

July 1973

AD 763734

INTERFACE MESSAGE PROCESSORS FOR  
THE ARPA COMPUTER NETWORK

QUARTERLY TECHNICAL REPORT NO. 2  
1 April 1973 to 30 June 1973

Principal Investigator: Mr. Frank E. Heart  
Telephone (617) 491-1850, Ext. 470

Sponsored by  
Advanced Research Projects Agency  
ARPA Order No. 2351

Contract No. F08606-73-C-0027  
Effective Date: 1 January 1973  
Expiration Date: 31 December 1973  
Contract Amount: \$2,148,071

Title of Work: IMP Program

Submitted to:

IMP Program Manager  
Range Measurements Lab.  
Building 981  
Patrick Air Force Base  
Cocoa Beach, Florida 32925

Reproduced by  
NATIONAL TECHNICAL  
INFORMATION SERVICE  
U.S. Department of Commerce  
Springfield, MA 01151

DISTRIBUTION STATEMENT A  
Approved for public release;  
Distribution Unlimited.

UNCLASSIFIED

Security Classification

## DOCUMENT CONTROL DATA - R &amp; D

*(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)*

1. ORIGINATING ACTIVITY (Corporate author) Bolt Beranek and Newman Inc. 50 Moulton Street Cambridge, Mass. 02138		2a. REPORT SECURITY CLASSIFICATION UNCLASSIFIED	
		2b. GROUP	
3. REPORT TITLE QUARTERLY TECHNICAL REPORT NO. 2			
4. DESCRIPTIVE NOTES (Type of report and, inclusive dates)			
5. AUTHOR(S) (First name, middle initial, last name) Bolt Beranek and Newman Inc.			
6. REPORT DATE July 1973	7a. TOTAL NO. OF PAGES 13 / 18	7b. NO. OF REFS	
8a. CONTRACT OR GRANT NO F08606-73-C-0027	9a. ORIGINATOR'S REPORT NUMBER(S) Report No. 2580		
b. PROJECT NO 2351	9b. OTHER REPORT NUMBER (Any other numbers that may be assigned this report)		
c.			
d.			
10. DISTRIBUTION STATEMENT			
11. SUPPLEMENTARY NOTES		12. SPONSORING MILITARY ACTIVITY Advanced Research Projects Agency Arlington, Virginia 22209	
13. ABSTRACT The ARPA computer network provides a communication medium which allows dissimilar computers (Hosts) to interchange information. Each Host is connected to an Interface Message Processor (IMP), and IMPs are interconnected by leased common carrier circuits. There is frequently no direct circuit between two communicating Hosts, and the intermediate IMPs store and forward the information. IMPs regularly exchange information which is used to adapt routing to changing network conditions. IMPs also report a variety of parameters to a Network Control Center, which coordinates diagnosis and repair of malfunctions. The Terminal IMP (TIP) permits the direct attachment of 63 character-oriented terminals. The Satellite IMP (SIMP) will allow multi-station use of a single earth satellite channel. A High Speed Modular IMP (HSMIMP) is under development; one goal of this effort is to increase IMP performance by an order of magnitude. Specialized mini-Hosts under development will provide for: connection of remote batch terminals; simulation of a leased point-to-point circuit; encrypted Host communication.			

DD FORM 1473

(PAGE 0)

UNCLASSIFIED

FORM NO. 1473

Security Classification

4-71004

14 KEY WORDS	LINK A		LINK B		LINK C	
	ROLE	WT	ROLE	WT	ROLE	WT
Computers and Communication						
Store and Forward Communication						
ARPA Computer Network						
Interface Message Processor						
IMP						
Terminal IMP						
TIP						
Satellite IMP						
SIMP						
Honeywell DDP-516						
Honeywell H-316						
Multi-Line Controller						
MLC						
Network Control Center						
NCC						
Host Protocol						
High Speed Modular IMP						
HSMIMP						
Lockheed SUE						
RJE mini-Host						
Private Line Interface						
PLI						

TABLE OF CONTENTS

	Page
1. OVERVIEW . . . . .	1
2. HIGH SPEED MODULAR IMP . . . . .	7
3. THE PRIVATE LINE INTERFACE . . . . .	10

## 1. OVERVIEW

This Quarterly Technical Report, Number 2, describes aspects of our work on the ARPA Computer Network under Contract No. F08606-73-C-0027 during the second quarter of 1973. (Work performed from 1969 through 1972 under Contract No. DAHC-15-69-C-0179 has been reported in another series of Quarterly Technical Reports numbered 1-16.)

During the quarter we delivered two TIPs, one to the Norwegian Seismic Array (NORSAR) in Kjeller, Norway, and one to the University of London in London, England. By the end of the quarter the NORSAR TIP was functioning correctly and the University of London TIP was undergoing final installation testing.

The NORSAR TIP, which was installed in mid-June, is connected to the network at the Seismic Data Analysis Center (SDAC) via an ITT satellite circuit which is intended to be operated at 9.6 kilobits/second. This circuit replaces an earlier circuit between SDAC and NORSAR which was operated at 2.4 kilobits/second and used for an entirely separate application. Since, in the short term at least, the previous use of the circuit is required to continue unchanged, it was decided to multiplex two separate data streams (generated by the ARPA Network and by the other application) into the new circuit. Accordingly, Codex 9600 modems, with a multiplexor option, were obtained and installed both at SDAC and within the NORSAR TIP. These modems can be set to operate at 4.8, 7.2, or 9.6 kilobits/second by switch selection; thus, from the IMPs' point of view, the circuit speed is 2.4, 4.8, or 7.2 kbs, while the other application obtains a constant 2.4 kbs regardless of the total data rate being carried by the circuit.

Because of the shared use of the circuit from SDAC to NORSAR, the low speed of the circuit (as compared to other Network circuits), the use of a new type of modem, the 5-hour time difference between Norway and the Network Control Center, and the involvement of a new carrier (ITT), we experienced a great deal of difficulty in checkout and use of the circuit. Although the NORSAR TIP has been connected into the Network for several periods of a few hours each, and for many periods of 5-20 minutes, it has been isolated from the Network for most of its two weeks of operation. We anticipate that several more weeks will be spent before the problems of measuring line performance, coordinating trouble reporting, and obtaining repair activity are resolved.

The London TIP was delivered in late June and at the end of the quarter was undergoing installation testing. It will be connected to the NORSAR TIP via Codex modems and a 9.6 kilobit/second circuit which is being supplied by the British Post Office. It is our current understanding that this circuit will not be available until mid-August at the earliest, and may be delayed into September.

Development of the High Speed Modular IMP continued through the quarter. Several modules of code have been debugged in a one-processor system, and a four-bus hardware configuration has been successfully tested. Section 2 contains a review of our progress.

During the second quarter we have been engaged in the design of a specialized "mini-Host", called the Private Line Interface (PLI), at ARPA's request. We anticipate that early in the third quarter ARPA will provide funding for construction of two of these devices. The motivation for the device and a review of our planning are contained in Section 3.



Our Quarterly Technical Report Number 1 described two planned IMP program changes related to checksumming; extension of packet software checksums to detect intra-IMP failures and checksumming certain critical portions of the IMP code on a periodic basis. These changes were implemented during the second quarter and described to the Network Working Group (NWG) via the RFC mechanism.

Another task which was continued from the first quarter was the development of the TELNET and File Transfer Protocols. During the second quarter we produced a final version of the documentation of the new TELNET Protocol and three drafts, for committee review, of the new File Transfer Protocol documentation. We anticipate that the last of these drafts will be published as a final document early in the third quarter.

The IMP/TIP memory retrofit program, described in Section 1.1 of our Quarterly Technical Report No. 1, was completed late in the second quarter. During the third quarter we will move the code in all TIPs to the memory area above the 16K boundary and thus make a contiguous 16K block of memory available to the IMP program in all machines.

Section 1.3 of our last report described the growth of Host traffic during the 18-month period ending with March, 1973. During the past quarter the traffic appeared relatively stable, with about 2.4 million packets entering the Network each day on the average. It is too early to tell if this leveling off of traffic growth is due to seasonal factors or if it is because the most popular service Hosts have reached a saturation point; there is some evidence to support each of these theories. In any case, the IMPs and circuits still appear to be well below the saturation level.

During the second quarter we concluded the first phase of our study of network routing algorithms and presented informal reports of our findings and recommendations to ARPA and other interested parties. A meeting was subsequently held at the ARPA office, and agreement to install the first set of major changes was reached. These changes will be installed as a series of smaller, and at each step compatible, changes so as to avoid major disruptions of network operation. By the end of the quarter we had begun the coding and checkout of the first steps of the change. We will report on these new algorithms in a later report, after they have been completely coded and released.

There has been a fairly large effort during the quarter in the field of satellite communication. Early in the quarter we visited COMSAT and discussed our experience with the California-Hawaii satellite circuit. In particular, this circuit experiences a relatively large number of very short (less than 30 second) outages. The COMSAT staff has expressed a great deal of interest in our measurement techniques and experience with the circuit, and we are now supplying them with a weekly listing of all circuit difficulties.

We are continuing our development of the Satellite IMP hardware necessary for "broadcast" use of a satellite channel. During the quarter we constructed and debugged the modifications to the SIMPs' modem interfaces necessary for "slotting" use of such a channel. These modified interfaces are now installed on the two SIMPs at BBN which are awaiting delivery. We also participated in the session on Satellite Packet Communications at the 1973 National Computer Conference and Exposition.

During the quarter we began storing the Host and line traffic statistics, which are collected by the Network Control Center machine, on the BBN TENEX system. In general, the TENEX on-line storage contains complete hourly Host and line throughput summaries for the few preceding days, and a set of 24-hour summaries for the previous days of the current month. Due to disk space considerations, each day's worth of hourly summaries is archived after roughly three days. Documentation of the naming conventions for, and internal structure of, these files has been distributed to a few interested parties; the documentation has not yet been made generally available because we are currently investigating suggested changes to the structure of the data being stored, but will probably be distributed during the third quarter.

Coding of the RJE mini-Host was begun during the second quarter. As described in Section 1.1 of our Quarterly Technical Report No. 16\*, this device will be built from the same components as are used in the HSMIMP and is designed to interface to a small number of IBM 2780 remote batch terminals and to an IMPs' standard Host interface. Thus, the RJE mini-Host will provide a low-cost mechanism for connecting remote batch terminals directly to the network. The mini-Host will be programmed to translate between standard 2780 line protocol and Network "Remote Job Entry" Protocol. The majority of the hardware and software design has been completed, and parts have been ordered for the construction of a prototype. Debugging of the

\*Contract No. DAHC-15-69-C-0179

main-line code can probably commence during the third quarter, and to this end we have signed an order for short-term lease of an IBM 2780 terminal. Additional details of the RJE mini-Host design will be provided in a subsequent report.

We have continued our interaction with the International Network Working Group (INWG) during the past quarter. In particular, we attended a working meeting of the INWG during June and contributed to the design of a "gateway" protocol which is currently under consideration.

Finally, the second quarter saw the publication of major updates to three BBN manuals, namely: BBN Report No. 1822, *Specifications for the Interconnection of a Host and an IMP*; BBN Report No. 1877, *IMP Operating Manual*; BBN Report No. 2277, *Specifications for the Interconnection of Terminals and the Terminal IMP*.

## 2. HIGH SPEED MODULAR IMP

This quarter has been a difficult phase for the HSMIMP hardware development, and we have not made as much progress as we had hoped. The bus coupler manifested a number of problems when we enlarged the growing prototype to a four-bus system; these problems, because they were sophisticated, occurred in a complex system, and interacted with problems in the Lockheed processor, have taken a great deal of time to locate and fix. Further, in designing the printed circuit layouts, it has turned out that the bus coupler cards do not quite fit onto two layer boards; the necessary change to boards with more than two layers has introduced further delays. Finally, we have had undiminished problems in getting Lockheed updates to our processors. The result of all this is that the full scale prototype is behind schedule, and we have set our sights on an intermediate goal of a smaller prototype consisting of three processor busses, two memory busses and two I/O busses. In fact, after reviewing the issues of reliability and graceful degradation we have decided to put two I/O busses on all the large machines (the prototype and both of the large production machines), thus avoiding total system dependence on any single unit.

We are amidst conversion of the prototype cards into production format. For most of the cards this means printed circuit layout, etc. The DMA card has been made in "multi-wire" form and that technique has proved highly successful. (Multi-wire is a single-source technique intermediate between wire-wrap and printed circuit. It is mechanically less cumbersome than wire-wrap, but more easily admits several circuit layers than printed circuits.) However, it is more costly than a printed circuit; in addition the production queue length has grown greatly in the past few months.

A description of the test program facilities and testing accomplished thus far give the best indication of where we stand. The most complex system tested to date consists of two processor busses, a memory bus, and an I/O bus. Four bus couplers connect each processor bus to the memory bus, and each processor bus to the I/O bus. The test program has been run with one processor per processor bus. (Multi-processor-per-bus operation is not yet possible because of delays in getting some necessary processor corrections made by Lockheed.) The program uses two processors (on separate processor busses) each running code out of its own local memory. In addition, the consoles on the processor busses can be used to do repeated common memory accesses, thereby increasing contention for bus usage.

The test program is loaded into local memory on one of the processor busses and immediately copies itself into the local memory of the other processor bus (using backwards bus coupling via the I/O bus). Then (also by backward coupling) the processor on the remote bus is started. The running program then exercises backward bus coupling concurrent with forward accessing to the memory lock (which interlocks the backward accesses) and counts collisions for access to the lock. Once a processor gains access to the lock it uses the backward path to test a location in the other processor's local memory. This test program has run without errors overnight concurrent with repeated reading of common memory from both processor bus consoles.

The coding and debugging of the operational IMP program is well underway. During the first quarter our major emphasis was on coding the store-and-forward path of the program, and that path has since been made to work in the most simple environment. Emphasis then shifted to bringing up the Host and Fake Host code to a similar state, since it is easier to debug everything once

the main pieces work in some fashion. HOST is coded and debugging has started. FAKE HOST is in the process of being coded, although the Discard and the Message Generator portion of Statistics are being debugged with HOST.

So far all debugging has been on a simple one processor one bus system, both because it made sense to get the simpler system working first and because the growing multiprocessor has been fully given over to hardware/test program debugging. During the third quarter we expect to debug the multiprocessor aspects of the program. The multiprocessor mechanisms have been coded but, of course, do not come into play in a single processor system.

We continue to exchange information on the HSMIMP design with other interested groups and individuals. In particular, during the past quarter one member of the hardware design group attended the International Workshop on Computer Architecture. Even more notably, we presented our design in a paper entitled *A New Minicomputer/Multiprocessor for the ARPA Network* at the 1973 National Computer Conference and Exposition.

### 3. THE PRIVATE LINE INTERFACE

During this quarter, BBN began studying techniques for transmitting private data through the ARPA Network. We now believe that the proper approach is to develop a small machine, a "Private Line Interface" or PLI, which would act as a Host to the Network and would be logically located between the data source or sink and the nearest IMP. Thus, a pair of PLIs will provide a subscriber with the ability to use the ARPA Network as a private, leased communications line. A PLI will consist of a two processor, single Infibus, Lockheed SUE system fitted with appropriate interfaces for the Host system and the Network. In designing the PLI we have isolated two independent areas of research; effecting transparent transmission of a continuous bit stream over the Network, and possibly encrypting the bit stream to secure the transmission.

Currently, it is sometimes difficult for certain existing systems, or some planned "simple-minded" systems, to take advantage of the ARPA Network technology. For such installations, even the effort of integrating the relatively simple IMP/Host (Level 0) Protocol into their systems presents a considerable burden. One purpose of the PLI is to eliminate this problem and open the Network to these potential users, who could then use it in lieu of a point-to-point communication circuit.

We have approached this problem by designing the PLI to appear to a source system as some standard modem which the system's software (and hardware) is already able to service. In particular, we are currently designing an interface which will appear to be a standard, full duplex Bell System type 303 modem. During the third quarter we will investigate also providing a standard voice-grade asynchronous 2400 baud interface for the PLI.



In order to make more efficient use of the Network, and hence decrease the resultant costs, the 303 interface is being designed to take advantage of the fact that many users of 303s utilize SYN characters to fill the line when they have no data for it (i.e., to indicate an idling state). If code can be written for the PLI to determine the actual message boundaries in the source's bit stream\* the PLI will be able to automatically elide all SYNs between messages, eliminating the expense of sending the inter-message padding through the Network. Similarly on output, if a Network delay should cause an interruption in the data stream, the PLI will "cover" the interruption by sending SYNs until the next message arrives.

Where "SYN suppression" cannot be done, the PLI will "stop the clock" when it either can accept no more input (because its internal buffers are full) or has no more output to send (because the next message has not yet arrived). Standard 303 modems provide the data clock for both input and output. Thus, suspending the clock in one direction or the other presents few problems to the PLI, and our preliminary investigations indicate that usual system-to-303 interfaces are immune to an occasional suspension of the clock\*\*.

The software in the PLI will drive the attached system's interface, breaking up input into messages for network transmission and concatenating received messages to reconstruct the bit stream for output. The PLI will also handle all of the

\* The feasibility of this is strongly dependent upon the line protocol the source is using. For example, it is simple if the source sends only messages of some fixed length.

\*\* Indeed, the protection circuits in such interfaces appear to concentrate on preventing the 303 from running too fast, rather than too slow.

IMP/Host protocol and, if necessary, the VDH protocol. Thus, a facility could use a pair of PLIs to replace an already existent private line with no other impact than a probable improvement in the line's apparent reliability and a decrease in communications costs.

The security issue is, at once, both more straightforward and more complicated than the transparency issue. At the simple level, we are considering the design of interfaces to drive a security unit as a peripheral on the PLI. All source data could be encrypted in the PLI before transmission through the network and decrypted in the PLI before being delivered to the destination; the leader could be sent through the Network in the clear. Thus in a fairly simple fashion, questions of the security of the data could be effectively isolated from the Network.

We have been designing the PLI in constant awareness of the fact that one of the most important properties of the PLI should be its flexibility. With a relatively small hardware repertoire, a PLI will be able to appear to a system as almost any standard modem. The software, however, will have to provide for a great deal more variety. Even at this early state of development we can already see a large number of potential options: the PLI should be switchable to a VDH Network connection; the PLI could maintain two or more independent source bit streams over the single interface, and the bit streams could be directed to distinct destinations; the PLI can have various buffering strategies to match the attached systems' needs (e.g., the data could incur only a fixed delay, but portions might occasionally be lost, or the data transmission could be "guaranteed", but the delays it incurred would vary. Further, it should be easy to enable and disable the various options, to allow the users of an attached system to experiment to determine the correct set to match local needs.

During the third and fourth quarters of 1973 we will be continuing to work out the design of the PLI and, if funding is arranged, we will be constructing two pairs of PLIs.