JEDEC STANDARD

DDR3 SDRAM

JESD79-3C (Revision of Jesd79-3B, April 2008)

NOVEMBER 2008

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

Published by ©JEDEC Solid State Technology Association 2008 3103 North 10th Street Suite 240 South Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to the current Catalog of JEDEC Engineering Standards and Publications online at http://www.jedec.org/Catalog/catalog.cfm

Printed in the U.S.A. All rights reserved

PLEASE!

DON'T VIOLATE THE LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association 3103 North 10th Street Suite 240 South Arlington, VA 22201-2107 or call (703) 907-7559

1 Scope	
2 DDR3 SDRAM Package Pinout and Addressing	3
2.1 DDR3 SDRAM x4 Ballout using MO-207	3
2.2 DDR3 SDRAM x8 Ballout using MO-207	4
2.3 DDR3 SDRAM x16 Ballout using MO-207	5
2.4 Stacked / dual-die DDR3 SDRAM x4 Ballout using MO-207	6
2.5 Stacked / dual-die DDR3 SDRAM x8 Ballout using MO-207	
2.6 Stacked / dual-die DDR3 SDRAM x16 Ballout using MO-207	8
2.7 Quad-stacked / Quad-die DDR3 SDRAM x4 Ballout using MO-207	9
2.8 Quad-stacked / Quad-die DDR3 SDRAM x8 Ballout using MO-207	10
2.9 Quad-stacked / Quad-die DDR3 SDRAM x16 Ballout using MO-207	11
2.10 Pinout Description	13
2.11 DDR3 SDRAM Addressing	15
2.11.1 512Mb	
2.11.2 1Gb	15
2.11.3 2Gb	15
2.11.4 4Gb	15
2.11.5 8Gb	16
3 Functional Description	
3.1 Simplified State Diagram	
3.2 Basic Functionality	
3.3 RESET and Initialization Procedure	
3.3.1 Power-up Initialization Sequence	
3.3.2 Reset Initialization with Stable Power	
3.4 Register Definition	22
3.4.1 Programming the Mode Registers	
3.4.2 Mode Register MR0	
3.4.3 Mode Register MR1	
3.4.4 Mode Register MR2	29
3.4.5 Mode Register MR3	
4 DDR3 SDRAM Command Description and Operation	
4.1 Command Truth Table	33
4.2 CKE Truth Table	35
4.3 No OPeration (NOP) Command	
4.4 Deselect Command	
4.5 DLL-off Mode	37
4.6 DLL on/off switching procedure	
4.6.1 DLL "on" to DLL "off" Procedure	
4.6.2 DLL "off" to DLL "on" Procedure	39
4.7 Input clock frequency change	
4.8 Write Leveling	
4.8.1 DRAM setting for write leveling & DRAM termination function in that mode	
4.8.2 Procedure Description	
4.8.3 Write Leveling Mode Exit	
4.9 Extended Temperature Usage	46

4.9.1 Self-Refresh Temperature Range - SRT	46
4.10 Multi Purpose Register	
4.10.1 MPR Functional Description	
4.10.2 MPR Register Address Definition	
4.10.3 Relevant Timing Parameters	
4.10.4 Protocol Example	
4.11 ACTIVE Command	
4.12 PRECHARGE Command	55
4.13 READ Operation	
4.13.1 READ Burst Operation	56
4.13.2 READ Timing Definitions	57
4.13.3 Burst Read Operation followed by a Precharge	66
4.14 WRITE Operation	
4.14.1 DDR3 Burst Operation	
4.14.2 WRITE Timing Violations	
4.14.3 Write Data Mask	
4.14.4 tWPRE Calculation	
4.14.5 tWPST Calculation	
4.15 Refresh Command	
4.16 Self-Refresh Operation	
4.17 Power-Down Modes	
4.17.1 Power-Down Entry and Exit	
4.17.2 Power-Down clarifications - Case 1	
4.17.3 Power-Down clarifications - Case 2	
4.17.4 Power-Down clarifications - Case 3	
4.18 ZQ Calibration Commands	
4.18.1 ZQ Calibration Description	
4.18.2 ZQ Calibration Timing	
4.18.3 ZQ External Resistor Value, Tolerance, and Capacitive loading	
5 On-Die Termination (ODT)	
5.1 ODT Mode Register and ODT Truth Table	
5.2 Synchronous ODT Mode	
5.2.1 ODT Latency and Posted ODT	
5.2.2 Timing Parameters	
5.2.3 ODT during Reads	
5.3 Dynamic ODT	
5.3.1 Functional Description:	
5.3.2 ODT Timing Diagrams	
5.4 Asynchronous ODT Mode	
5.4.1 Synchronous to Asynchronous ODT Mode Transitions	
5.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Dov	
5.4.3 Asynchronous to Synchronous ODT Mode Transition during Power-Dov	
5.4.4 Asynchronous to Synchronous ODT Mode during short CKE high and sh	
periods	
-	

6 Absolute Maximum Ratings	109
6.1 Absolute Maximum DC Ratings	109
6.2 DRAM Component Operating Temperature Range	109
7 AC & DC Operating Conditions	
7.1 Recommended DC Operating Conditions	111
8 AC and DC Input Measurement Levels	113
8.1 AC and DC Logic Input Levels for Single-Ended Signals	113
8.1.1 AC and DC Input Levels for Single-Ended Command and Address Signals	
8.1.2 AC and DC Input Levels for Single-Ended Data Signals	
8.2 Vref Tolerances	
8.3 AC and DC Logic Input Levels for Differential Signals	
8.3.1 Differential signal definition	
8.3.2 Differential swing requirements for clock (CK - CK#) and strobe (DQS - DQS#)	
8.3.3 Single-ended requirements for differential signals	
8.4 Differential Input Cross Point Voltage	
8.5 Slew Rate Definitions for Single-Ended Input Signals	
8.6 Slew Rate Definitions for Differential Input Signals	
9 AC and DC Output Measurement Levels	
9.1 Single Ended AC and DC Output Levels	
9.2 Differential AC and DC Output Levels	
9.3 Single Ended Output Slew Rate	
9.4 Differential Output Slew Rate	
9.5 Reference Load for AC Timing and Output Slew Rate	
9.6 Overshoot and Undershoot Specifications	
9.6.1 Address and Control Overshoot and Undershoot Specifications	
9.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications	
9.7 34 ohm Output Driver DC Electrical Characteristics	
9.7.1 Output Driver Temperature and Voltage sensitivity	
9.8 On-Die Termination (ODT) Levels and I-V Characteristics	
9.8.1 On-Die Termination (ODT) Levels and I-V Characteristics	
9.8.2 ODT DC Electrical Characteristics	
9.8.3 ODT Temperature and Voltage sensitivity	
9.9 ODT Timing Definitions	
9.9.1 Test Load for ODT Timings	
9.9.2 ODT Timing Definitions	
10 IDD and IDDQ Specification Parameters and Test Conditions	
10.1 IDD and IDDQ Measurement Conditions.	
10.2 IDD Specifications	
11 Input/Output Capacitance	
11.1 Input/Output Capacitance.	
12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600	
12.1 Clock Specification	
12.1.1 Definition for tCK(avg)	
12.1.2 Definition for tCK(abs)	
12.1.3 Definition for tCH(avg) and tCL(avg)	155

12.1.4 Definition for tJIT(per) and tJIT(per,lck)	
12.1.5 Definition for tJIT(cc) and tJIT(cc,lck)	
12.1.6 Definition for tERR(nper)	
12.2 Refresh parameters by device density	
12.3 Standard Speed Bins	
12.3.1 Speed Bin Table Notes	
13 Electrical Characteristics and AC Timing	
13.1 Jitter Notes	
13.2 Timing Parameter Notes	
13.3 Address / Command Setup, Hold and Derating	
13.4 Data Setup, Hold and Slew Rate Derating	
Annex A (informative) Differences between JESD79-3C, and JESD79-3B	A1

List of Figures

Figure 1 —Qual-stacked / Quad-die DDR3 SDRAM x4 rank association	12
Figure 2 —Qual-stacked / Quad-die DDR3 SDRAM x8 rank association	
Figure 3 —Qual-stacked / Quad-die DDR3 SDRAM x16 rank association	12
Figure 4 —Simplified State Diagram	17
Figure 5 — Reset and Initialization Sequence at Power-on Ramping	20
Figure 6 — Reset Procedure at Power Stable Condition	
Figure 7 —tMRD Timing	22
Figure 8 —tMOD Timing	22
Figure 9 —MR0 Definition	23
Figure 10 —MR1 Definition	26
Figure 11 —MR2 Definition	29
Figure 12 —MR3 Definition	31
Figure 13 — DLL-off mode READ Timing Operation	37
Figure 14 — DLL Switch Sequence from DLL-on to DLL-off	
Figure 15 — DLL Switch Sequence from DLL Off to DLL On	39
Figure 16 — Change Frequency during Precharge Power-down	
Figure 17 —Write Leveling Concept	42
Figure 18 — Timing details of Write leveling sequence [DQS - DQS# is capturing CK - CK# lo	W
at T1 and CK - CK# high at T2	
Figure 19 — Timing details of Write leveling exit	45
Figure 20 — MPR Block Diagram	
Figure 21 — MPR Readout of predefined pattern, BL8 fixed burst order, single readout	51
Figure 22 — MPR Readout of predefined pattern, BL8 fixed burst order, back-to-back readout	
Figure 23 — MPR Readout predefined pattern, BC4, lower nibble then upper nibble	
Figure 24 — MPR Readout of predefined pattern, BC4, upper nibble then lower nibble	54
Figure 25 — READ Burst Operation $RL = 5$ ($AL = 0$, $CL = 5$, $BL8$)	
Figure 26 — READ Burst Operation $RL = 9$ ($AL = 4$, $CL = 5$, $BL8$)	
Figure 27 — READ Timing Definition	
Figure 28 —Clock to Data Strobe Relationship	58
Figure 29 — Data Strobe to Data Relationship	
Figure 30 —tLZ and tHZ method for calculating transitions and endpoints	60
Figure 31 —Method for calculating tRPRE transitions and endpoints	
Figure 32 —Method for calculating tRPST transitions and endpoints	
Figure 33 —READ (BL8) to READ (BL8)	
Figure 34 —READ (BC4) to READ (BC4)	62
Figure 35 —READ (BL8) to WRITE (BL8)	
Figure 36 — READ (BC4) to WRITE (BC4) OTF	
Figure 37 —READ (BL8) to READ (BC4) OTF	
Figure 38 — READ (BC4) to READ (BL8) OTF	
Figure 39 — READ (BC4) to WRITE (BL8) OTF	
Figure 40 — READ (BL8) to WRITE (BC4) OTF	
Figure 41 — READ to PRECHARGE, $RL = 5$, $AL = 0$, $CL = 5$, $tRTP = 4$, $tRP = 5$	66
Figure 42 — READ to PRECHARGE, $RL = 8$, $AL = CL-2$, $CL = 5$, $tRTP = 6$, $tRP = 5$	
Figure 43 —Write Timing Definition and Parameters	
Figure 44 —Method for calculating tWPRE transitions and endpoints	70
Figure 45 —Method for calculating tWPST transitions and endpoints	
Figure 46 —WRITE Burst Operation $WL = 5$ (AL = 0, CWL = 5, BL8)	
Figure 47 —WRITE Burst Operation $WL = 9$ (AL = CL-1, CWL = 5, BL8)	

List of Figures

Figure 48 —WRITE (BC4) to READ (BC4) Operation	72
Figure 49 —WRITE (BC4) to PRECHARGE Operation	
Figure 50 —WRITE (BC4) OTF to PRECHARGE Operation	
Figure 51 —WRITE (BL8) to WRITE (BL8)	73
Figure 52 —WRITE (BC4) to WRITE (BC4) OTF	
Figure 53 —WRITE (BL8) to READ (BC4/BL8) OTF	
Figure 54 —WRITE (BC4) to READ (BC4/BL8) OTF	
Figure 55 —WRITE (BC4) to READ (BC4)	
Figure 56 —WRITE (BL8) to WRITE (BC4) OTF	
Figure 57 —WRITE (BC4) to WRITE (BL8) OTF	
Figure 58 — Refresh Command Timing	
Figure 59 —Postponing Refresh Commands (Example)	
Figure 60 — Pulling-in Refresh Commands (Example)	78
Figure 61 —Self-Refresh Entry/Exit Timing	
Figure 62 — Active Power-Down Entry and Exit Timing Diagram	
Figure 63 — Power-Down Entry after Read and Read with Auto Precharge	
Figure 64 — Power-Down Entry after Write with Auto Precharge	
Figure 65 —Power-Down Entry after Write	
Figure 66 — Precharge Power-Down (Fast Exit Mode) Entry and Exit	
Figure 67 — Precharge Power-Down (Slow Exit Mode) Entry and Exit	
Figure 68 — Refresh Command to Power-Down Entry	
Figure 69 — Active Command to Power-Down Entry	
Figure 70 — Precharge / Precharge all Command to Power-Down Entry	
Figure 71 — MRS Command to Power-Down Entry	36
Figure 72 — Power-Down Entry/Exit Clarifications - Case 1	
Figure 73 —Power-Down Entry/Exit Clarifications - Case 2	
Figure 74 —Power-Down Entry/Exit Clarifications - Case 3	
Figure 75 —ZQ Calibration Timing	
Figure 76 —Functional Representation of ODT) 1
Figure 77 —Synchronous ODT Timing Example for AL = 3; CWL = 5; ODTLon = AL + CWL	
2 = 6.0; ODTLoff = AL + CWL - $2 = 6$) 3
Figure 78 — Synchronous ODT example with BL = 4, WL = 7	
Figure 79 —ODT must be disabled externally during Reads by driving ODT low. (example:	
CL = 6; $AL = CL - 1 = 5$; $RL = AL + CL = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 11$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AL - CU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 5$; $ODTLon = CWL + AU = 10$; $CWL = 10$;	
2 = 8; ODTLoff = CWL + AL - 2 = 8)) 5
Figure 80 — Dynamic ODT: Behavior with ODT being asserted before and after the write	
Figure 81 — Dynamic ODT: Behavior without write command, $AL = 0$, $CWL = 5$	
Figure 82 — Dynamic ODT: Behavior with ODT pin being asserted together with write comman	
for a duration of 6 clock cycles	d
for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), $AL = 0$,	
CWL = 5.	00
Figure 84 — Dynamic ODT: Behavior with ODT pin being asserted together with write comman	
for a duration of 4 clock cycles	
Figure 85 —Asynchronous ODT Timings on DDR3 SDRAM with fast ODT transition:	
AL is ignored)2
Figure 86 — Synchronous to asynchronous transition during Precharge Power Down (with DLL	
frozen) entry (AL = 0; CWL = 5; tANPD = WL - 1 = 4) $\dots \dots \dots$	

List of Figures

Figure 87 —Synchronous to asynchronous transition after Refresh command (AL = 0; CWL = 5; tANPD = WL - 1 = 4)	
Figure 88 — Asynchronous to synchronous transition during Precharge Power Down (with DLL	
frozen) exit ($CL = 6$; $AL = CL - 1$; $CWL = 5$; $tANPD = WL - 1 = 9$)100	6
Figure 89 —Transition period for short CKE cycles, entry and exit period overlapping (AL = 0, WL = 5, tANPD = WL - 1 = 4) 10 ⁷	7
Figure 90 —Illustration of VRef(DC) tolerance and VRef ac-noise limits	4
Figure 91 — Definition of differential ac-swing and "time above ac-level" tDVAC 11:	
Figure 92 — Single-ended requirement for differential signals	
Figure 93 —Vix Definition	
Figure 94 — Differential Input Slew Rate Definition for DQS, DQS# and CK, CK# 119	
Figure 95 — Single Ended Output Slew Rate Definition	
Figure 96 — Differential Output Slew Rate Definition	
Figure 97 — Reference Load for AC Timing and Output Slew Rate	
Figure 98 — Address and Control Overshoot and Undershoot Definition	
Figure 99 — Clock, Data, Strobe and Mask Overshoot and Undershoot Definition	
Figure 100 — Output Driver: Definition of Voltages and Currents	
Figure 101 —On-Die Termination: Definition of Voltages and Currents	
Figure 103 — Definition of t ^{AON}	6
Figure 104 — Definition of t ^{AONPD} 13	6
Figure 105 — Definition of t ^{AOF} 13	
Figure 106 — Definition of t ^{AOFPD} 13	7
Figure 107 — Definition of t ^{ADC}	8
Figure 108 — Measurement Setup and Test Load for IDD and IDDQ (optional)	
Measurements	0
Figure 109 — Correlation from simulated Channel IO Power to actual Channel IO Power support	;-
ed by IDDQ Measurement. 14	
Figure 110 —Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with respect	t
to strobe) and tIS (for ADD/CMD with respect to clock)	
Figure 111 —Illustration of nominal slew rate for hold time tDH (for DQ with respect to strobe)	
and tIH (for ADD/CMD with respect to clock)	7
Figure 112 —Illustration of tangent line for setup time tDS (for DQ with respect to strobe) and tIS	;
(for ADD/CMD with respect to clock)	8
Figure 113 —Illustration of tangent line for for hold time tDH (for DQ with respect to strobe) and	l
tIH (for ADD/CMD with respect to clock)	9
Figure 114 —Illustration of nominal slew rate and tVAC for setup time tDS (for DQ with respect	t
to strobe) and tIS (for ADD/CMD with respect to clock)	
Figure 115 —Illustration of nominal slew rate for hold time tDH (for DQ with respect to strobe)	
and tIH (for ADD/CMD with respect to clock)	4
Figure 116 —Illustration of tangent line for setup time tDS (for DQ with respect to strobe) and tIS	5
(for ADD/CMD with respect to clock)	5
Figure 117 —Illustration of tangent line for for hold time tDH (for DQ with respect to strobe) and	
tIH (for ADD/CMD with respect to clock)	6

List of Tables

Table 1 — Input/output functional description	13
Table 2 — State Diagram Command Definitions	17
Table 3 — Burst Type and Burst Order.	
Table 4 — Additive Latency (AL) Settings.	27
Table 5 — TDQS, TDQS# Function Matrix	
Table 6 — Command Truth Table.	
Table 7 — CKE Truth Table	35
Table 8 — MR setting involved in the leveling procedure	43
Table 9 — DRAM termination function in the leveling mode	
Table 10 — Mode Register Description	
Table 11 — Self-Refresh mode summary	47
Table 12 — MPR MR3 Register Definition	
Table 13 — MPR MR3 Register Definition	50
Table 14 — Power-Down Entry Definitions	81
Table 15 — Termination Truth Table	91
Table 16 — ODT Latency	92
Table 17 — Latencies and timing parameters relevant for Dynamic ODT	96
Table 18 — Timing Diagrams for "Dynamic ODT"	97
Table 19 — Asynchronous ODT Timing Parameters for all Speed Bins 1	02
Table 20 —ODT timing parameters for Power Down (with DLL frozen) entry and	
exit transition period	03
Table 21 — Absolute Maximum DC Ratings 1	.09
Table 22 — Temperature Range 1	.09
Table 23 — Recommended DC Operating Conditions 1	.11
Table 24 — Single-Ended AC and DC Input Levels for Command and Address 1	13
Table 25 — Single-Ended AC and DC Input Levels for DQ and DM 1	13
Table 26 — Differential AC and DC Input Levels 1	15
Table 27 — Allowed time before ringback (tDVAC) for CK - CK# and DQS - DQS#1	16
Table 28 — Single-ended levels for CK, DQS, DQSL, DQSU, CK#, DQS#,	
DQSL# or DQSU# 1	.17
Table 29 — Cross point voltage for differential input signals (CK, DQS) 1	18
Table 30 — Differential Input Slew Rate Definition 1	.19
Table 31 — Single-ended AC and DC Output Levels	.21
Table 32 — Differential AC and DC Output Levels	.21
Table 33 — Single-ended Output Slew Rate Definition 1	22
Table 34 — Output Slew Rate (single-ended) 1	22
Table 35 — Differential Output Slew Rate Definition 1	23
Table 36 — Differential Output Slew Rate 1	
Table 37 — AC Overshoot/Undershoot Specification for Address and Control Pins 1	
Table 38 — AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask 1	26
Table 39 — Output Driver DC Electrical Characteristics, assuming $R^{ZQ} = 240 W$; entire operation	ng
temperature range; after proper ZQ calibration	28
Table 40 — Output Driver Sensitivity Definition	
Table 41 — Output Driver Voltage and Temperature Sensitivity	.29

List of Tables

Table 42 —ODT DC Electrical Characteristics, assuming $R^{ZQ} = 240 \text{ W} + 1\%$ entire operation	ıg
temperature range; after proper ZQ calibration	131
Table 43 — ODT Sensitivity Definition	134
Table 44 —ODT Voltage and Temperature Sensitivity	134
Table 45 —ODT Timing Definitions	135
Table 46 — Reference Settings for ODT Timing Measurements	135
Table 47 — Timings used for IDD and IDDQ Measurement-Loop Patterns	141
Table 48 — Basic IDD and IDDQ Measurement Conditions	141
Table 49 — IDD0 Measurement-Loop Pattern	144
Table 50 — IDD1 Measurement-Loop Pattern	145
Table 51 — IDD2N and IDD3N Measurement-Loop Pattern	146
Table 52 — IDD2NT and IDDQ2NT Measurement-Loop Pattern	146
Table 53 — IDD4R and IDDQ4R Measurement-Loop Pattern	147
Table 54 — IDD4W Measurement-Loop Pattern	147
Table 55 — IDD5B Measurement-Loop Pattern.	148
Table 56 — IDD7 Measurement-Loop Pattern	
Table 57 — I ^{DD} Specification Example 512M DDR3	150
Table 58 — I ^{DD6} Specification	151
Table 59 — Input / Output Capacitance	153
Table 60 — Refresh parameters by device density	156
Table 61 — DDR3-800 Speed Bins and Operating Conditions	157
Table 62 — DDR3-1066 Speed Bins and Operating Conditions	158
Table 63 — DDR3-1333 Speed Bins and Operating Conditions	159
Table 64 — DDR3-1600 Speed Bins and Operating Conditions	160
Table 65 — Timing Parameters by Speed Bin	
Table 66 — ADD/CMD Setup and Hold Base-Values for 1V/ns	173
Table 67 — Derating values DDR3-800/1066/1333/1600 tIS/tIH - ac/dc based	174
Table 68 — Derating values DDR3-800/1066/1333/1600 tIS/tIH - ac/dc based - Alternate AC	150
Threshold	174
Table 69 — Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition	175
Table 70 — Data Setup and Hold Base-Values	
Table 71 — Derating values DDR3-800/1066 tDS/tDH - ac/dc based	181
Table 72 — Derating values for DDR3-1333/1600 tDS/tDH - ac/dc based	181
Table 73 — Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition	182

This page left blank.

1 Scope

This document defines the DDR3 SDRAM specification, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this Specification is to define the minimum set of requirements for JEDEC compliant 512 Mb through 8 Gb for x4, x8, and x16 DDR3 SDRAM devices. This specification was created based on the DDR2 specification (JESD79-2) and some aspects of the DDR specification (JESD79). Each aspect of the changes for DDR3 SDRAM operation were considered and approved by committee ballot(s). The accumulation of these ballots were then incorporated to prepare this JESD79-3 specification, replacing whole sections and incorporating the changes into Functional Description and Operation.


JEDEC Standard No. 79-3C Page 2

This page left blank.


2 DDR3 SDRAM Package Pinout and Addressing


2.1 DDR3 SDRAM x4 Ballout using MO-207

(Top view: see balls through package)



NOTE: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.






Populated ball+ Ball not populated

+
MO-207 Variation DW-z (x4)
with support balls 1 2 3 4 5 6 7 8 9 10 11
A 00+0+++0+00 B ++++++++
C 00+0+++0+00
D +++++++++++ E ++++++++++++++++++++++++
F 0000++++0000 G +000++++000+
H +000+++000+
K +000+++000+ L +000+++000+
M +000+++000+ N +000+++000+
P + 000 + + + 000 +
R +000+++000+ T +000+++000+
U +000+++000+ V 0000+++0000
W + + + + + + + + + + + + + + + + + + +
AA 00+0+++0+00
AB+++++++++++ AC 00+0++++0+00


2.2 DDR3 SDRAM x8 Ballout using MO-207

(Top view: see balls through package)




NOTE: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

MO-207 Variation DT-z (x8)



O Populated ball+ Ball not populated




2.3 DDR3 SDRAM x16 Ballout using MO-207

(Top view: see balls through package)

	1	2	3	4	5	6	7	8	9	10	11	
			1		1							
Α	NC	NC		NC				NC		NC	NC	
В												
С		r										
D	NC	VDDQ	DQU5	DQU7				DQU4	VDDQ	VSS	NC	Α
Е		VSSQ	VDD	VSS				DQSU#	DQU6	VSSQ		В
F		VDDQ	DQU3	DQU1				DQSU	DQU2	VDDQ		С
G		VSSQ	VDDQ	DMU				DQU0	VSSQ	VDD		D
Н		VSS	VSSQ	DQL0				DML	VSSQ	VDDQ		Е
J		VDDQ	DQL2	DQSL				DQL1	DQL3	VSSQ		F
к		VSSQ	DQL6	DQSL#				VDD	VSS	VSSQ		G
L		VREFDQ	VDDQ	DQL4				DQL7	DQL5	VDDQ		н
М		NC	VSS	RAS#				СК	VSS	NC		J
Ν		ODT	VDD	CAS#				CK#	VDD	CKE		к
Р		NC	CS#	WE#				A10/AP	ZQ	NC		L
R		VSS	BA0	BA2				A15	VREFCA	VSS		М
т		VDD	A3	A0				A12/BC#	BA1	VDD		Ν
U		VSS	A5	A2				A1	A4	VSS		Р
v		VDD	A7	A9				A11	A6	VDD		R
w	NC	VSS	RESET#	A13				A14	A8	VSS	NC	Т
Y												
AA												
AB	NC	NC		NC				NC		NC	NC	
		1	2	3	4	5	6	7	8	9		

NOTE: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.




MO - 207 Variation DU-z (x16)

-			-		-		-	``
	1 2	3	4	5	6	7	8	9
А	00	0	+-	+	+	0	0	0
	00							
	00							
D	00	0	+	+	+	0	0	0
	00	-				_	_	-
	00	-				_	_	-
	00							
	00							
	00							
	00							
	00							
	00							
	00							
	00							
	00							
1	00	0	+	+	+	Ο	Ο	U.

O Populated ball+ Ball not populated

2.4 Stacked / dual-die DDR3 SDRAM x4 Ballout using MO-207


(Top view: see balls through package)



NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with stacked/dual-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.


MO-207 Variation DT-z (x4)



• Populated ball


+ Ball not populated

MO-207 Variation DW-z (x4) with support balls



2.5 Stacked / dual-die DDR3 SDRAM x8 Ballout using MO-207


(Top view: see balls through package)



NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with stacked/dual-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.


MO-207 Variation DT-z (x8)



O Populated ball

+ Ball not populated

MO - 207 Variation DW-z (x8) with support balls



2.6 Stacked / dual-die DDR3 SDRAM x16 Ballout using MO-207


(Top view: see balls through package)

	1	2	3	4	5	6	7	8	9	10	11	
	NO	NO		NO	1			NO		NO	NO	
A	NC	NC		NC				NC		NC	NC	
В												
С					1							
D	NC	VDDQ	DQU5	DQU7				DQU4	VDDQ	VSS	NC	Α
Е		VSSQ	VDD	VSS				DQSU#	DQU6	VSSQ		В
F		VDDQ	DQU3	DQU1				DQSU	DQU2	VDDQ		С
G		VSSQ	VDDQ	DMU				DQU0	VSSQ	VDD		D
н		VSS	VSSQ	DQL0				DML	VSSQ	VDDQ		Е
J		VDDQ	DQL2	DQSL				DQL1	DQL3	VSSQ		F
к		VSSQ	DQL6	DQSL#				VDD	VSS	VSSQ		G
L		VREFDQ	VDDQ	DQL4				DQL7	DQL5	VDDQ		н
М		ODT1	VSS	RAS#				СК	VSS	CKE1		J
Ν		ODT0	VDD	CAS#				CK#	VDD	CKE0		к
Р		CS1#	CS0#	WE#				A10/AP	ZQ0	ZQ1		L
R		VSS	BA0	BA2				A15	VREFCA	VSS		М
т		VDD	A3	A0				A12/BC#	BA1	VDD		Ν
U		VSS	A5	A2				A1	A4	VSS		Ρ
v		VDD	A7	A9				A11	A6	VDD		R
w	NC	VSS	RESET#	A13				A14	A8	VSS	NC	т
Y					-							
AA												
AB	NC	NC		NC				NC		NC	NC	
		1	2	3	4	5	6	7	8	9		

NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with stacked/dual-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.

MO - 207 Variation DU-z (x16) 1 2 3 4 5 6 7 8 9




• Populated ball

+ Ball not populated


MO - 207 Variation DY-z

(x16) with support balls



2.7 Quad-stacked / Quad-die DDR3 SDRAM x4 Ballout using MO-207


(Top view: see balls through package)



NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with quad-stacked/quad-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.






• Populated ball


+ Ball not populated

MO-207 Variation DW-z (x4) with support balls



Quad-stacked / Quad-die DDR3 SDRAM x8 Ballout using MO-207 2.8


(Top view: see balls through package)



NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with quad-stacked/quad-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.


MO-207 Variation DT-z (x8)



O Populated ball

+ Ball not populated

MO - 207 Variation DW-z (x8) with support balls



2.9 Quad-stacked / Quad-die DDR3 SDRAM x16 Ballout using MO-207


(Top view: see balls through package)

	1	2	3	4	5	6	7	8	9	10	11	
Α	NC	NC		NC	1			NC		NC	NC	
В		NO		NO	J					NO	NO	
c												
D	NC	VDDQ	DQU5	DQU7	1			DQU4	VDDQ	VSS	NC	Α
Е		VSSQ	VDD	VSS	1			DQSU#	DQU6	VSSQ		в
F		VDDQ	DQU3	DQU1	1			DQSU	DQU2	VDDQ		С
G		VSSQ	VDDQ	DMU	1			DQU0	VSSQ	VDD		D
н		VSS	VSSQ	DQL0	1			DML	VSSQ	VDDQ		Е
J		VDDQ	DQL2	DQSL	1			DQL1	DQL3	VSSQ		F
κ		VSSQ	DQL6	DQSL#	1			VDD	VSS	VSSQ		G
L		VREFDQ	VDDQ	DQL4				DQL7	DQL5	VDDQ		н
м		ODT1	VSS	RAS#				СК	VSS	CKE1		J
Ν		ODT0	VDD	CAS#				CK#	VDD	CKE0		к
Ρ		CS1#	CS0#	WE#				A10/AP	ZQ0	ZQ1		L
R		VSS	BA0	BA2				A15	VREFCA	VSS		М
Т		CS2#	A3	A0				A12/BC#	BA1	ZQ2		Ν
U		CS3#	A5	A2				A1	A4	ZQ3		Р
v		VDD	A7	A9				A11	A6	VDD		R
w	NC	VSS	RESET#	A13				A14	A8	VSS	NC	Т
Υ												
AA			l		-							
AB	NC	NC		NC				NC		NC	NC	
		1	2	3	4	5	6	7	8	9		

NOTE 1: Green NC balls indicate mechanical support balls with no internal connection. Any of the support ball locations may or may not be populated with a ball depending upon the DRAM Vendor's actual package size. Therefore, it's recommended to consider landing pad location for all possible support balls based upon maximum DRAM package size allowed in the application.

NOTE 2: This stacked ballout is intended for use only with quad-stacked/quad-die packages, and does not apply to non-stacked/single-die packages. This document (JESD79-3) focuses on non-stacked, single-die devices unless otherwise explicitly stated.

MO - 207 Variation DU-z (x16) 1 2 3 4 5 6 7 8 9




• Populated ball

+ Ball not populated

MO - 207 Variation DY-z

(x16) with support balls



2.9 Quad-stacked / Quad-die DDR3 SDRAM x16 Ballout using MO-207 (Cont'd)




Figure 1 — Qual-stacked / Quad-die DDR3 SDRAM x4 rank association




Figure 2 — Qual-stacked / Quad-die DDR3 SDRAM x8 rank association




Figure 3 — Qual-stacked / Quad-die DDR3 SDRAM x16 rank association

2.10 Pinout Description

Symbol	Туре	Function
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#.
CKE, (CKE0), (CKE1)	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK#, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS#, (CS0#), (CS1#), (CS2#), (CS3#)	Input	Chip Select: All commands are masked when CS# is registered HIGH. CS# provides for external Rank selection on systems with multiple Ranks. CS# is considered part of the command code.
ODT, (ODT0), (ODT1)	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS# and DM/TDQS, NU/TDQS# (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x4/x8 configurations. For x16 configuration, ODT is applied to each DQ, DQSU, DQSU#, DQSL, DQSL#, DMU, and DML signal. The ODT pin will be ignored if MR1 and MR2 are programmed to disable RTT.
RAS#. CAS#. WE#	Input	Command Inputs: RAS#, CAS# and WE# (along with CS#) define the command being entered.
DM, (DMU), (DML) Input Input Input Da sampled edges of		Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS# is enabled by Mode Register A11 setting in MR1.
BA0 - BA2	Input	Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write, or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A15	Input	Address Inputs: Provide the row address for Active commands and the column address for Read/ Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC# have additional functions; see below). The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC#	Input	Burst Chop: A12 / BC# is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.
RESET# Input RESET# is HIGH. RESET# must be HIGH during normal of to-rail signal with DC high and low at 80% and 20% of V _{DI}		Active Low Asynchronous Reset: Reset is active when RESET# is LOW, and inactive when RESET# is HIGH. RESET# must be HIGH during normal operation. RESET# is a CMOS rail-to-rail signal with DC high and low at 80% and 20% of V_{DD} , i.e., 1.20V for DC high and 0.30V for DC low.
DQ	Input / Output	Data Input/ Output: Bi-directional data bus.
DQU, DQL, DQS, DQS#, DQSU, DQSU#, DQSL, DQSL#		Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobes DQS, DQSL, and DQSU are paired with differential signals DQS#, DQSL#, and DQSU#, respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.

Table 1 — Input/output functional description

2 DDR3 SDRAM Package Pinout and Addressing (Cont'd) 2.10 Pinout Description (Cont'd)

Symbol	Туре	Function			
TDQS, TDQS#	Output	Termination Data Strobe: TDQS/TDQS# is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS/TDQS# that is applied to DQS/DQS#. When disabled via mode register A11 = 0 in MR1, DM/TDQS will provide the data mask function and TDQS# is not used. x4/x16 DRAMs must disable the TDQS function via mode register A11 = 0 in MR1.			
NC		No Connect: No internal electrical connection is present.			
V _{DDQ}	Supply	DQ Power Supply: 1.5 V +/- 0.075 V			
V _{SSQ}	Supply	DQ Ground			
V _{DD}	Supply	Power Supply: 1.5 V +/- 0.075 V			
V _{SS}	Supply	Ground			
V _{REFDQ}	Supply	Reference voltage for DQ			
V _{REFCA}	Supply	Reference voltage for CA			
ZQ, (ZQ0), (ZQ1), (ZQ2), (ZQ3)	Supply	Reference Pin for ZQ calibration			
	NOTE: Input only pins (BA0-BA2, A0-A15, RAS#, CAS#, WE#, CS#, CKE, ODT, and RESET#) do not supply termination.				

Table 1 — Input/output functional description (Cont'd)

2.11 DDR3 SDRAM Addressing

2.11.1 512Mb

Configuration	128Mb x 4	64Mb x 8	32Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BC switch on the fly	A12/BC#	A12/BC#	A12/BC#
Row Address	A0 - A12	A0 - A12	A0 - A11
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size ¹	1 KB	1 KB	2 KB

2.11.2 1Gb

Configuration	256Mb x 4	128Mb x 8	64Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BC switch on the fly	A12/BC#	A12/BC#	A12/BC#
Row Address	A0 - A13	A0 - A13	A0 - A12
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size ¹	1 KB	1 KB	2 KB

2.11.3 2Gb

Configuration	512Mb x 4	256Mb x 8	128Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BC switch on the fly	A12/BC#	A12/BC#	A12/BC#
Row Address	A0 - A14	A0 - A14	A0 - A13
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size ¹	1 KB	1 KB	2 KB

2.11.4 4Gb

Configuration	1Gb x 4	512Mb x 8	256Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BC switch on the fly	A12/BC#	A12/BC#	A12/BC#
Row Address	A0 - A15	A0 - A15	A0 - A14
Column Address	A0 - A9,A11	A0 - A9	A0 - A9
Page size ¹	1 KB	1 KB	2 KB

2 DDR3 SDRAM Package Pinout and Addressing (Cont'd) 2.11 DDR3 SDRAM Addressing (Cont'd)

2.11.5 8Gb

Configuration	2Gb x 4	1Gb x 8	512Mb x 16
# of Banks	8	8	8
Bank Address	BA0 - BA2	BA0 - BA2	BA0 - BA2
Auto precharge	A10/AP	A10/AP	A10/AP
BC switch on the fly	A12/BC#	A12/BC#	A12/BC#
Row Address	A0 - A15	A0 - A15	A0 - A15
Column Address	A0 - A9, A11, A13	A0 - A9, A11	A0 - A9
Page size ¹	2 KB	2 KB	2 KB

NOTE 1. Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

page size = $2^{\text{COLBITS}} * \text{ORG} \div 8$ where COLBITS = the number of column address bits ORG = the number of I/O (DQ) bits

3 Functional Description

3.1 Simplified State Diagram

This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.




Figure 4 — Simplified State Diagram

Table 2 — State Diagram Comm	and Definitions
------------------------------	-----------------

Abbreviation	Function	Abbreviation	Function	Abbreviation	Function		
ACT	Active	Read	RD, RDS4, RDS8	PDE	Enter Power-down		
PRE	Precharge	Read A	RDA, RDAS4, RDAS8	PDX	Exit Power-down		
PREA	Precharge All	Write	WR, WRS4, WRS8	SRE	Self-Refresh entry		
MRS	Mode Register Set	Write A	WRA, WRAS4, WRAS8	SRX	Self-Refresh exit		
REF	Refresh	RESET	Start RESET Procedure	MPR	Multi-Purpose Register		
ZQCL	ZQ Calibration Long	ZQCS	ZQ Calibration Short	-	-		
N	NOTE: See "Command Truth Table" on page 33 for more details.						

3 Functional Description (Cont'd)

3.2 Basic Functionality

The DDR3 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM. The DDR3 SDRAM uses a 8n prefetch architecture to achieve high-speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be activated (BA0-BA2 select the bank; A0-A15 select the row; refer to "DDR3 SDRAM Addressing" on page 15 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

3 Functional Description (Cont'd)

3.3 **RESET and Initialization Procedure**

3.3.1 Power-up Initialization Sequence

The following sequence is required for POWER UP and Initialization.

- Apply power (RESET# is recommended to be maintained below 0.2 x VDD; all other inputs may be undefined). RESET# needs to be maintained for minimum 200 us with stable power. CKE is pulled "Low" anytime before RESET# being de-asserted (min. time 10 ns). The power voltage ramp time between 300 mv to VDDmin must be no greater than 200 ms; and during the ramp, VDD > VDDQ and (VDD - VDDQ) < 0.3 volts.
 - VDD and VDDQ are driven from a single power converter output, AND
 - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95 V max once power ramp is finished, AND
 - Vref tracks VDDQ/2.

OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
- 2. After RESET# is de-asserted, wait for another 500 us until CKE becomes active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clocks (CK, CK#) need to be started and stabilized for at least 10 ns or 5 tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be met. Also, a NOP or Deselect command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE is registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as RESET# is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET# deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT_NOM is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tDLLK and tZQinit.
- 5. After CKE is being registered high, wait minimum of Reset CKE Exit time, tXPR, before issuing the first MRS command to load mode register. (*tXPR=max (tXS ; 5 x tCK*)
- 6. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1.)
- 7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1.)
- 8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1 BA2).
- 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2).
- 10. Issue ZQCL command to starting ZQ calibration.
- 11. Wait for both tDLLK and tZQinit completed.
- 12. The DDR3 SDRAM is now ready for normal operation.

JEDEC Standard No. 79-3C Page 20

3.3 RESET and Initialization Procedure (Cont'd)

3.3.1 Power-up Initialization Sequence (Cont'd)




Figure 5 — Reset and Initialization Sequence at Power-on Ramping

3 Functional Description (Cont'd)

3.3 RESET and Initialization Procedure (Cont'd)

3.3.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1. Asserted RESET below 0.2 * VDD anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum 100 ns. CKE is pulled "LOW" before RESET being deasserted (min. time 10 ns).
- 2. Follow Power-up Initialization Sequence steps 2 to 11.
- 3. The Reset sequence is now completed; DDR3 SDRAM is ready for normal operation.




Figure 6 — Reset Procedure at Power Stable Condition

3 Functional Description (Cont'd)

3.4 Register Definition

3.4.1 Programming the Mode Registers

For application flexibility, various functions, features, and modes are programmable in four Mode Registers, provided by the DDR3 SDRAM, as user defined variables and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, contents of Mode Registers must be fully initialized and/or re-initialized, i.e., written, after power up and/or reset for proper operation. Also the contents of the Mode Registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset do not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands shown in Figure 7.




Figure 7 — tMRD Timing

The MRS command to Non-MRS command delay, tMOD, is required for the DRAM to update the features, except DLL reset, and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DES shown in Figure 8.




Figure 8 — tMOD Timing

3.4 Register Definition (Cont'd) 3.4.1 Programming the Mode Registers (Cont'd)

The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e., all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is high prior to writing into the mode register. If the RTT_NOM Feature is enabled in the Mode Register prior and/or after an MRS Command, the ODT Signal must continuously be registered LOW ensuring RTT is in an off State prior to the MRS command. The ODT Signal may be registered high after tMOD has expired. If the RTT_NOM Feature is disabled in the Mode Register prior and after an MRS command, the ODT Signal can be registered either LOW or HIGH before, during and after the MRS command. The mode registers are divided into various fields depending on the functionality and/or modes.

3.4.2 Mode Register MR0

The mode register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR and DLL control for precharge Power-Down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on CS#, RAS#, CAS#, WE#, BA0, BA1, and BA2, while controlling the states of address pins according to Figure 9.

	BA	2	BA1	BA0	A15 ~ A13	A12	A11	A10	A9	A8	A7	Α	.6	A5 A4	Aa	3 A	12	A1	A0	Address Field	
	ļ		ļ	ļ	ļ	Ļ	ļ	Ļ	ļ	ļ	ļ		ļ	\downarrow \downarrow	ļ		ļ	ļ	ļ		
	0*	1	0	0	0* ¹	PPD		WR		DLL	ТМ	(CASL	atency	R	зт с	L	В	L	Mode	Register 0
															¥			L			•
			A	3	DLL Res	set		Α	.7	mod	e		A3	Read	l Bu	rst T	ype	e	A1	A0	BL
			0		No			()	Norm	al		0	Nibb	le Se	eque	ntia	ıl	0	0	8 (Fixed)
			1		Yes			1		Test	t		1	Iı	nterl	eave	:		0	1	BC4 or 8 (on the fly)
		• -		·					•						1	0	BC4 (Fixed)				
	A1	A12 DLL Control for									ţ	,	1	1	Reserved						
					rge PD		W	Vrite recovery for autoprecharge													
	0				(DLL off)		I	411	A1() A	49	1	WR(cycles)		A	.6	A5	A4	4 A2 CAS Latency	
	1		Fas	t exit	(DLL on)			0	0		0		Reserved			()	0	0	0	Reserved
								0	0		1		4	*2		()	0	1	0	5
•								0	1		0		6	^{*2}		()	1	0	0	6
B	A1	BA0		M	R Select			0	1		1			*2		()	1	1	0	7
	0	0			MR0		-	1	0		0		•				l	0	0	0	8
	0	1			MR1		_	-			-		8*2				l	0	1	0	9
	1	0			MR2			1	0		1		10 ^{*2}				l	1	0	0	10
	1	1			MR3			1	1		0		1	2^{*2}			l	1	1	0	11 (Optional for
								1	1		1		Res	erved							DDR3-1600)

*1: BA2 and A13~A15 are RFU and must be programmed to 0 during MRS.

*2: WR (write recovery for autoprecharge)min in clock cycles is calculated by dividing tWR(in ns) by tCK(in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns] / tCK[ns]). The WR value in the mode register must be programmed to be equal or larger than WRmin. The programmed WR value is used with tRP to determine tDAL.

Figure 9 — MR0 Definition

3.4 Register Definition (Cont'd)3.4.2 Mode Register MR0 (Cont'd)

3.4.2.1 Burst Length, Type and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The burst type is selected via bit A3 as shown in Figure 9. The ordering of accesses within a burst is determined by the burst length, burst type, and the starting column address as shown in Table 3. The burst length is defined by bits A0-A1. Burst length options include fixed BC4, fixed BL8, and 'on the fly' which allows BC4 or BL8 to be selected coincident with the registration of a Read or Write command via A12/BC#.

Burst Length	READ/ WRITE	Starting Column ADDRESS (A2,A1,A0)	burst type = Sequential (decimal) A3 = 0	burst type = Interleaved (decimal) A3 = 1	Notes
4	READ	0 0 0	0,1,2,3,T,T,T,T	0,1,2,3,T,T,T,T	1, 2, 3
Chop		001	1,2,3,0,T,T,T,T	1,0,3,2,T,T,T,T	1, 2, 3
		010	2,3,0,1,T,T,T,T	2,3,0,1,T,T,T,T	1, 2, 3
		011	3,0,1,2,T,T,T,T	3,2,1,0,T,T,T,T	1, 2, 3
		100	4,5,6,7,T,T,T,T	4,5,6,7,T,T,T,T	1, 2, 3
		101	5,6,7,4,T,T,T,T	5,4,7,6,T,T,T,T	1, 2, 3
		110	6,7,4,5,T,T,T,T	6,7,4,5,T,T,T,T	1, 2, 3
		111	7,4,5,6,T,T,T,T	7,6,5,4,T,T,T,T	1, 2, 3
	WRITE	0,V,V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1, 2, 4, 5
		1,V,V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1, 2, 4, 5
8	READ	0 0 0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2
		001	1,2,3,0,5,6,7,4	1,0,3,2,5,4,7,6	2
		010	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	2
		011	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	2
		100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	2
		101	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2	2
		110	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	2
		111	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	2
	WRITE	V,V,V	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2, 4

Table 3 — Burst Type and Burst Order

NOTE 1 In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12/BC#, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.

NOTE 2 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.

NOTE 3 T: Output driver for data and strobes are in high impedance.

NOTE 4 V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.

NOTE 5 X: Don't Care.

3.4.2.2 CAS Latency

The CAS Latency is defined by MR0 (bits A9-A11) as shown in Figure 9. CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data. DDR3 SDRAM does not support any half-clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL); RL = AL + CL. For more information on the supported CL and AL settings based on the operating clock frequency, refer to "Standard Speed Bins" on page 157. For detailed Read operation, refer to "READ Operation" on page 56.

3.4 Register Definition (Cont'd) 3.4.2 Mode Register MR0 (Cont'd)

3.4.2.3 Test Mode

The normal operating mode is selected by MR0 (bit A7 = 0) and all other bits set to the desired values shown in Figure 9. Programming bit A7 to a '1' places the DDR3 SDRAM into a test mode that is only used by the DRAM Manufacturer and should NOT be used. No operations or functionality is specified if A7 = 1.

3.4.2.4 DLL Reset

The DLL Reset bit is self-clearing, meaning that it returns back to the value of '0' after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Any time that the DLL reset function is used, tDLLK must be met before any functions that require the DLL can be used (i.e., Read commands or ODT synchronous operations).

3.4.2.5 Write Recovery

The programmed WR value MR0 (bits A9, A10, and A11) is used for the auto precharge feature along with tRP to determine tDAL. WR (write recovery for auto-precharge) min in clock cycles is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns]/ tCK[ns]). The WR must be programmed to be equal to or larger than tWR(min).


3.4.2.6 Precharge PD DLL

MR0 (bit A12) is used to select the DLL usage during precharge power-down mode. When MR0 (A12 = 0), or 'slow-exit', the DLL is frozen after entering precharge power-down (for potential power savings) and upon exit requires tXPDLL to be met prior to the next valid command. When MR0 (A12 = 1), or 'fast-exit', the DLL is maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior to the next valid command.

3 Functional Description (Cont'd)3.4 Register Definition (Cont'd)

3.4.3 Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, Rtt_Nom impedance, additive latency, Write leveling enable, TDQS enable and Qoff. The Mode Register 1 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to Figure 10.



* 1 : BA2 and A8, A10, and A13 ~ A15 are RFU and must be programmed to 0 during MRS.

Figure 10 — MR1 Definition

3.4.3.1 DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. During normal operation (DLL-on) with

3.4 Register Definition (Cont'd) 3.4.3 Mode Register MR1 (Cont'd)

MR1 (A0 = 0), the DLL is automatically disabled when entering Self-Refresh operation and is automatically re-enabled upon exit of Self-Refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON or tAOF parameters. During tDLLK, CKE must continuously be registered high. DDR3 SDRAM does not require DLL for any Write operation, except when RTT_WR is enabled and the DLL is required for proper ODT operation. For more detailed information on DLL Disable operation refer to "DLL-off Mode" on page 37.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt_WR, MR2 $\{A10, A9\} = \{0,0\}$, to disable Dynamic ODT externally.

3.4.3.2 Output Driver Impedance Control

The output driver impedance of the DDR3 SDRAM device is selected by MR1 (bits A1 and A5) as shown in Figure 10.

3.4.3.3 ODT Rtt Values

DDR3 SDRAM is capable of providing two different termination values (Rtt_Nom and Rtt_WR). The nominal termination value Rtt_Nom is programmed in MR1. A separate value (Rtt_WR) may be programmed in MR2 to enable a unique RTT value when ODT is enabled during writes. The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled.

3.4.3.4 Additive Latency (AL)

Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. In this operation, the DDR3 SDRAM allows a read or write command (either with or without auto-precharge) to be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL register options are shown in Table 4.

A4	A3	AL		
0	0	0 (AL Disabled)		
0	1	CL - 1		
1	0	CL - 2		
1	1	Reserved		

NOTE: AL has a value of CL - 1 or CL - 2 as per the CL values programmed in the MR0 register.

3.4.3.5 Write leveling

For better signal integrity, DDR3 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has the benefit of reducing the number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the DDR3 SDRAM supports a 'write leveling' feature to allow the controller to compensate for skew. See 4.8 "Write Leveling" on page 42 for more details.

3.4 Register Definition (Cont'd) 3.4.3 Mode Register MR1 (Cont'd)

3.4.3.6 Output Disable

The DDR3 SDRAM outputs may be enabled/disabled by MR1 (bit A12) as shown in Figure 10. When this feature is enabled (A12 = 1), all output pins (DQs, DQS, DQS#, etc.) are disconnected from the device, thus removing any loading of the output drivers. This feature may be useful when measuring module power, for example. For normal operation, A12 should be set to '0'.

3.4.3.7 TDQS, TDQS#

TDQS (Termination Data Strobe) is a feature of X8 DDR3 SDRAM that provides additional termination resistance outputs that may be useful in some system configurations.

TDQS is not supported in X4 or X16 configurations. When enabled via the mode register, the same termination resistance function is applied to the TDQS/TDQS# pins that is applied to the DQS/DQS# pins.

In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance function only. The data strobe function of RDQS is not provided by TDQS.

The TDQS and DM functions share the same pin. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is provided and the TDQS# pin is not used. See Table 5 for details.

The TDQS function is available in X8 DDR3 SDRAM only and must be disabled via the mode register A11=0 in MR1 for X4 and X16 configurations.

Table 5 — T	DQS, TDQS#	Function	Matrix
-------------	------------	----------	--------

MR1 (A11)	DM / TDQS	NU / TDQS
0 (TDQS Disabled)	DM	Hi-Z
1 (TDQS Enabled)	TDQS	TDQS#

NOTE 1 If TDQS is enabled, the DM function is disabled.

NOTE 2 When not used, TDQS function can be disabled to save termination power.

NOTE 3 TDQS function is only available for X8 DRAM and must be disabled for X4 and X16.

3 Functional Description (Cont'd)

3.4 Register Definition (Cont'd)

Mode Register MR2 3.4.4

The Mode Register MR2 stores the data for controlling refresh related features, Rtt WR impedance, and CAS write latency. The Mode Register 2 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the table below.

MR2 Programming Address Field BA1 BA0 A15~ A13 BA2 A12 A11 A10 A9 A8 A7 A6 A5 A4 Аз A2 A1 A0 Rtt_WR 0*1 SRT ASR Mode Register 2 0*1 CWL PASR 0*¹ 1 0 Self-Refresh Temperature (SRT) Partial Array Self-Refresh (Optional) A2 A1 A0 A7 Range 0 Normal operating temperature range 0 0 Full Array 0 0 0 1 HalfArray (BA[2:0]=000,001,010, &011) Extended (optional) operating 1 temperature range 0 Quarter Array (BA[2:0]=000, & 001) 0 1 1 1/8th Array (BA[2:0] = 000) 0 1 0 0 3/4 Array (BA[2:0] = 010,011,100,101,110, & 111) 1 HalfArray (BA[2:0] = 100, 101, 110, &111) 1 0 1 A6 Auto Self-Refresh (ASR) Quarter Array (BA[2:0]=110, &111) 1 1 0 0 Manual SR Reference (SRT) 1 1 1 1/8th Array (BA[2:0]=111) 1 ASR enable (Optional) Rtt WR *2 A10 A9 A5 A4 A3 CAS write Latency (CWL) Dynamic ODT off (Write does not 0 0 0 0 0 $5 (tCK(avg) \ge 2.5ns)$ affect Rtt value) 0 0 1 $6 (2.5 \text{ns} > \text{tCK}(\text{avg}) \ge 1.875 \text{ns})$ 0 1 RZQ/4 0 $7 (1.875 \text{ns} > \text{tCK}(\text{avg}) \ge 1.5 \text{ns})$ 1 0 1 0 RZQ/2

BA1 BA0 **MR Select** 0 MR0 0 0 1 MR1 0 MR2 1 MR3

Reserved

1 1

1

1

* 1: BA2, A5, A8, A11 ~ A15 are RFU and must be programmed to 0 during MRS.

* 2 : The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled.

0

1 1 0 1

1 1

1 1 1

1 1

0 0

0

 $8 (1.5 \text{ns} > tCK(avg) \ge 1.25 \text{ns})$

Reserved

Reserved

Reserved

Reserved

During write leveling, Dynamic ODT is not available.

Figure 11 — MR2 Definition

3.4 Register Definition (Cont'd) 3.4.4 Mode Register MR2 (Cont'd)

3.4.4.1 Partial Array Self-Refresh (PASR)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in Figure 11 will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

3.4.4.2 CAS Write Latency (CWL)

The CAS Write Latency is defined by MR2 (bits A3-A5), as shown in Figure 11. CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data. DDR3 SDRAM does not support any half-clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + CAS Write Latency (CWL); WL = AL + CWL. For more information on the supported CWL and AL settings based on the operating clock frequency, refer to "Standard Speed Bins" on page 157. For detailed Write operation refer to "WRITE Operation" on page 68.

3.4.4.3 Auto Self-Refresh (ASR) and Self-Refresh Temperature (SRT)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. For more details refer to "Extended Temperature Usage" on page 46. DDR3 SDRAMs must support Self-Refresh operation at all supported temperatures. Applications requiring Self-Refresh operation in the Extended Temperature Range must use the optional ASR function or program the SRT bit appropriately.

3.4.4.4 Dynamic ODT (Rtt_WR)

DDR3 SDRAM introduces a new feature "Dynamic ODT". In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. MR2 Register locations A9 and A10 configure the Dynamic ODT setings. In Write leveling mode, only RTT_Nom is available. For details on Dynamic ODT operation, refer to "Dynamic ODT" on page 96.

3 Functional Description (Cont'd)

3.4 Register Definition (Cont'd)


3.4.5 Mode Register MR3

The Mode Register MR3 controls Multi purpose registers. The Mode Register 3 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.

MR3 Programming

1

1



* 1 : BA2, A3 - A15 are RFU and must be programmed to 0 during MRS.

* 2 : The predefined pattern will be used for read synchronization.

MR3

* 3 : When MPR control is set for normal operation (MR3 A[2] = 0) then MR3 A[1:0] will be ignored.

Figure 12 — MR3 Definition

3.4.5.1 Multi-Purpose Register (MPR)

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2 = 0). Power-Down mode, Self-Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode. For detailed MPR operation refer to "Multi Purpose Register" on page 48.

JEDEC Standard No. 79-3C Page 32

This page left blank.

4.1 Command Truth Table

Notes 1, 2, 3, and 4 apply to the entire Command Truth Table

Note 5 applies to all Read/Write commands

[BA=Bank Address, RA=Row Address, CA=Column Address, BC#=Burst Chop, X=Don't Care, V=Valid]

	Abbrevia	Ck	Œ					BA0-	A13-	A12-	A10-	A0-	
Function	tion	Previous Cycle	Current Cycle	CS#	RAS#	CAS#	WE#	BA0- BA2	A15	BC#	AP AP	A9, A11	Notes
Mode Register Set	MRS	Н	Н	L	L	L	L	BA		OP	Code		
Refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self Refresh Entry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	7,9,12
Self Refresh Exit	SRX	L	Н	H L	X H	X H	X H	X V	X V	X V	X V	X V	7,8,9, 12
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	BA	V	V	L	V	
Precharge all Banks	PREA	Н	Н	L	L	Н	L	V	V	V	Н	V	
Bank Activate	ACT	Н	Н	L	L	Н	Н	BA	R	low Add	ress (RA	A)	
Write (Fixed BL8 or BC4)	WR	Н	Н	L	Н	L	L	BA	RFU	V	L	CA	
Write (BC4, on the Fly)	WRS4	Н	Н	L	Н	L	L	BA	RFU	L	L	CA	
Write (BL8, on the Fly)	WRS8	Н	Н	L	Н	L	L	BA	RFU	Н	L	CA	
Write with Auto Precharge (Fixed BL8 or BC4)	WRA	Н	Н	L	Н	L	L	BA	RFU	V	Н	CA	
Write with Auto Precharge (BC4, on the Fly)	WRAS4	Н	Н	L	Н	L	L	BA	RFU	L	Н	CA	
Write with Auto Precharge (BL8, on the Fly)	WRAS8	Н	Н	L	Н	L	L	BA	RFU	Н	Н	CA	
Read (Fixed BL8 or BC4)	RD	Н	Н	L	Н	L	Н	BA	RFU	V	L	CA	
Read (BC4, on the Fly	RDS4	Н	Н	L	Н	L	Н	BA	RFU	L	L	CA	
Read (BL8, on the Fly)	RDS8	Н	Н	L	Н	L	Н	BA	RFU	Η	L	CA	
Read with Auto Precharge (Fixed BL8 or BC4)	RDA	Н	Н	L	Н	L	Н	BA	RFU	V	Н	CA	
Read with Auto Precharge (BC4, on the Fly)	RDAS4	Н	Н	L	Н	L	Н	BA	RFU	L	Н	CA	
Read with Auto Precharge (BL8, on the Fly)	RDAS8	Н	Н	L	Н	L	Н	BA	RFU	Н	Н	CA	
No Operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	V	10
Device Deselected	DES	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	11
Bower Down Ent-	DDE	п	т	L	Н	Н	Н	V	V	V	V	V	6.12
Power Down Entry	PDE	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	Х	6,12
Power Down Exit	PDX	L	Н	L	Н	Н	Н	V	V	V	V	V	6,12
FUWCI DOWII EXIL	FDA	L	п	Н	Х	Х	Х	Х	Х	Х	Х	Х	0,12
ZQ Calibration Long	ZQCL	Н	Н	L	Η	Н	L	Х	Х	Х	Н	Х	
ZQ Calibration Short	ZQCS	Н	Н	L	Н	Н	L	Х	Х	Х	L	Х	

Table 6 — Command Truth Table

4 DDR3 SDRAM Command Description and Operation (Cont'd)4.1 Command Truth Table (Cont'd)

Table 6 —	Command	Truth	Table ((Cont'd))
-----------	---------	-------	---------	----------	---

	Abbrevia	Cŀ	KE	~~~		~ . ~ .		BA0-	A13-	A12-	A10-	A0-	
Function	tion	Previous Cycle	Current Cycle	CS#	RAS#	CAS#	WE#	BA2	A15	BC#	AP	A9, A11	Notes
NOTE 1 All DDR3 SDRAM commands are defined by states of CS#, RAS#, CAS#, WE# and CKE at the rising edge of the clock. The MSB of BA, RA and CA are device density and configuration dependant.													
NOTE 2 RESET# is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.													
	NOTE 3 Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.												
NOTE 4 "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".													
NOTE 5 Burst re	ads or writes o	annot be	terminate	ed or in	nterrupt	ed and I	Fixed/o	on-the-F	Fly BL	will be	defined	by MR	S.
NOTE 6 The Po	wer Down Mo	de does no	ot perform	n any	refresh	operatio	m.						
NOTE 7 The sta Refresh		s not affec	t the stat	es des	cribed in	n this ta	ble. Th	ne ODT	functio	on is not	t availat	ole duri	ng Self
NOTE 8 Self Re	fresh Exit is as	ynchrono	us.										
NOTE 9 VREF(Both VrefDQ a	and VrefC	A) must	be ma	intained	during	Self R	efresh o	operatio	m.			
NOTE 10 The No Operation command should be used in cases when the DDR3 SDRAM is in an idle or wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a pervious operation that is still executing, such as a burst read or write cycle.													
NOTE 11 The I	eselect comm	and perfor	rms the s	ame fu	inction a	as No O	peratio	on comr	nand.				
NOTE 12 Refer to the CKE Truth Table for more detail with CKE transition.													

4.2 CKE Truth Table

Notes 1-7 apply to the entire CKE Truth Table.

For Power-down entry and exit parameters See 4.17 "Power-Down Modes" on page 81.

CKE low is allowed only if tMRD and tMOD are satisfied.

	Ck	Œ	a			
Current State ²	Previous Cycle ¹ (N-1)	Current Cycle ¹ (N)	Command (N) ³ RAS#, CAS#, WE#, CS#	Action (N) ³	Notes	
Power-Down	L	L	Х	Maintain Power-Down	14, 15	
I OweI-Dowli	L	Н	DESELECT or NOP	Power-Down Exit	11,14	
Self-Refresh	L	L	Х	Maintain Self-Refresh	15,16	
Sen-Kenesh	L	Н	DESELECT or NOP	Self-Refresh Exit	8,12,16	
Bank(s) Active	Н	L	DESELECT or NOP	Active Power-Down Entry	11,13,14	
Reading	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17	
Writing	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17	
Precharging	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17	
Refreshing	Н	L	DESELECT or NOP	Precharge Power-Down Entry	11	
All Banks Idle	Н	L	DESELECT or NOP	Precharge Power-Down Entry	11,13,14,18	
	Н	L	REFRESH	Self-Refresh	9,13,18	
	For more details w	ith all signals See 4	.1 "Command Truth Table" on	page 33.	10	
NOTE 1 CKE	(N) is the logic st	ate of CKE at clo	ock edge N; CKE (N-1) was	the state of CKE at the previo	ous clock edge.	
ODT NOTE 4 All st	is not included he tates and sequence state of ODT does	ere. es not shown are i	illegal or reserved unless ex	CTION (N) is a result of COM plicitly described elsewhere in he ODT function is not availa	this document.	
NOTE 6 CKE the v trans NOTE 7 DES	must be registered alid input level the ition, CKE may no ELECT and NOP	e entire time it tal ot transition from are defined in the	xes to achieve the tCKEmin its valid level during the tir command Truth Table.	ve positive clock edges. CKE clocks of registeration. Thus, ne period of tIS + tCKEmin + ed on every clock edge occurr	after any CKE tIH.	
tXS I	period. Read or Ol	DT commands ma	ay be issued only after tXSI	DLL is satisfied.	ing during the	
NOTE 9 Self-	Refresh mode can	only be entered f	from the All Banks Idle state	Э.		
NOTE 10 Mu	st be a legal comm	nand as defined in	n the Command Truth Table			
NOTE 11 Val	id commands for 1	Power-Down Ent	ry and Exit are NOP and DI	ESELECT only.		
			are NOP and DESELECT	•		
NOTE 13 Sel	f-Refresh can not	be entered during		For a detailed list of restriction	ns See 4.16	

Table	7 —	CKE	Truth	Table
-------	-----	-----	-------	-------

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.2 CKE Truth Table (Cont'd)

	Ck	Œ			
Current State ²	Previous Cycle ¹ (N-1)	Current Cycle ¹ (N)	Command (N) ³ RAS#, CAS#, WE#, CS#	Action (N) ³	Notes
NOTE 14 Th	e Power-Down do	es not perform an	y refresh operations.		
	" means "don't can ldress pins.	re" (including flo	ating around VREF) in Self-	Refresh and Power-Down. It	also applies to
NOTE 16 VI	VREF (Both Vref_DQ and Vref_CA) must be maintained during Self-Refresh operation.				
	all banks are closed entered, otherwise		, 1	arge command, then Precharg	ge Power-Down
hig	gh, and all timings	from previous op	perations are satisfied (tMRD	fied), no data bursts are in pro 0, tMOD, tRFC, tZQinit, tZQ ters are satisfied (tXS, tXP, t2	oper, tZQCS,

4.3 No OPeration (NOP) Command

The No OPeration (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (CS# LOW and RAS#, CAS#, and WE# HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

4.4 Deselect Command

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

4.5 DLL-off Mode

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit is set back to "0". The MR1 A0 bit for DLL control can be switched either during initialization or later. Refer to "Input clock frequency change" on page 40


The DLL-off Mode operations listed below are an optional feature for DDR3. The maximum clock frequency for DLL-off Mode is specified by the parameter tCKDLL_OFF. There is no minimum frequency limit besides the need to satisfy the refresh interval, tREFI.

Due to latency counter and timing restrictions, only one value of CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. The DLL-off mode is only required to support setting of both CL=6 and CWL=6.

DLL-off mode will affect the Read data Clock to Data Strobe relationship (tDQSCK), but not the Data Strobe to Data relationship (tDQSQ, tQH). Special attention is needed to line up Read data to controller time domain.

Comparing with DLL-on mode, where tDQSCK starts from the rising clock edge (AL+CL) cycles after the Read command, the DLL-off mode tDQSCK starts (AL+CL - 1) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might even be larger than tCK) and the difference between tDQSCKmin and tDQSCKmax is significantly larger than in DLL-on mode. tDQSCK(DLL_off) values are vendor specific.

The timing relations on DLL-off mode READ operation are shown in the following Timing Diagram (CL=6, BL=8):



Note: The tDQSCK is used here for DQS, DQS# and DQ to have a simplified diagram; the DLL_off shift will affect both timings in the same way and the skew between all DQ and DQS, DQS# signals will still be tDQSQ.

TRANSITIONING DATA




4.6 DLL on/off switching procedure

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit is set back to "0".


4.6.1 DLL "on" to DLL "off" Procedure

To switch from DLL "on" to DLL "off" requires the frequency to be changed during Self-Refresh, as outlined in the following procedure:

- 1. Starting from Idle state (All banks pre-charged, all timings fulfilled, and DRAMs On-die Termination resistors, RTT, must be in high impedance state before MRS to MR1 to disable the DLL.)
- 2. Set MR1 bit A0 to "1" to disable the DLL.
- 3. Wait tMOD.
- 4. Enter Self Refresh Mode; wait until (tCKSRE) is satisfied.
- 5. Change frequency, in guidance with "Input clock frequency change" on page 40.
- 6. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 7. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until all tMOD timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be registered LOW until all tMOD timings from any MRS command are satisfied. If both ODT features were disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 8. Wait tXS, then set Mode Registers with appropriate values (especially an update of CL, CWL and WR may be necessary. A ZQCL command may also be issued after tXS).
- 9. Wait for tMOD, then DRAM is ready for next command.



8. Any valid command



4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.6 DLL on/off switching procedure (Cont'd)

4.6.2 DLL "off" to DLL "on" Procedure

To switch from DLL "off" to DLL "on" (with required frequency change) during Self-Refresh:

- 1. Starting from Idle state (All banks pre-charged, all timings fulfilled and DRAMs On-die Termination resistors (RTT) must be in high impedance state before Self-Refresh mode is entered.)
- 2. Enter Self Refresh Mode, wait until tCKSRE satisfied.
- 3. Change frequency, in guidance with "Input clock frequency change" on page 40.
- 4. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 5. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until tDLLK timing from subsequent DLL Reset command is satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be registered LOW until tDLLK timings from subsequent DLL Reset command is satisfied. If both ODT features are disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 6. Wait tXS, then set MR1 bit A0 to "0" to enable the DLL.
- 7. Wait tMRD, then set MR0 bit A8 to "1" to start DLL Reset.
- 8. Wait tMRD, then set Mode Registers with appropriate values (especially an update of CL, CWL and WR may be necessary. After tMOD satisfied from any proceeding MRS command, a ZQCL command may also be issued during or after tDLLK.)
- 9. Wait for tMOD, then DRAM is ready for next command (Remember to wait tDLLK after DLL Reset before applying command requiring a locked DLL!). In addition, wait also for tZQoper in case a ZQCL command was issued.




Figure 15 — DLL Switch Sequence from DLL Off to DLL On


4.7 Input clock frequency change

Once the DDR3 SDRAM is initialized, the DDR3 SDRAM requires the clock to be "stable" during almost all states of normal operation. This means that, once the clock frequency has been set and is to be in the "stable state", the clock period is not allowed to deviate except for what is allowed for by the clock jitter and SSC (spread spectrum clocking) specifications.

The input clock frequency can be changed from one stable clock rate to another stable clock rate under two conditions: (1) Self-Refresh mode and (2) Precharge Power-down mode. Outside of these two modes, it is illegal to change the clock frequency.

For the first condition, once the DDR3 SDRAM has been successfully placed in to Self-Refresh mode and ^tCKSRE has been satisfied, the state of the clock becomes a don't care. Once a don't care, changing the clock frequency is permissible, provided the new clock frequency is stable prior to ^tCKSRX. When entering and exiting Self-Refresh mode for the sole purpose of changing the clock frequency, the Self-Refresh entry and exit specifications must still be met as outlined in See 4.16 "Self-Refresh Operation" on page 79. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. Any frequency change below the minimum operating frequency would require the use of DLL_on- mode -> DLL_off -mode transition sequence, refer to "DLL on/off switching procedure" on page 38.

The second condition is when the DDR3 SDRAM is in Precharge Power-down mode (either fast exit mode or slow exit mode). If the RTT_NOM feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state. If the RTT_NOM feature was disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case. A minimum of ^tCKSRE must occur after CKE goes LOW before the clock frequency may change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. During the input clock frequency change, ODT and CKE must be held at stable LOW levels. Once the input clock frequency is changed, stable new clocks must be provided to the DRAM ^tCKSRX before Precharge Power-down may be exited; after Precharge Power-down is exited and tXP has expired, the DLL must be RESET via MRS. Depending on the new clock frequency, additional MRS commands may need to be issued to appropriately set the WR, CL, and CWL with CKE continuously registered high. During DLL re-lock period, ODT must remain LOW and CKE must remain HIGH. After the DLL lock time, the DRAM is ready to operate with new clock frequency. This process is depicted in Figure 16 on page 41.



4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.7 Input clock frequency change (Cont'd)


2. ¹AOFPD and ¹AOF must be statisfied and outputs High-Z prior to T1; refer to ODT timing section for exact requirements
3. If the RTT_NOM feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state, as shown in Figure 13. If the RTT_NOM feature was disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case.

Figure 16 — Change Frequency during Precharge Power-down

4.8 Write Leveling

For better signal integrity, the DDR3 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has benefits from reducing number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the DDR3 SDRAM supports a 'write leveling' feature to allow the controller to compensate for skew.

The memory controller can use the 'write leveling' feature and feedback from the DDR3 SDRAM to adjust the DQS - DQS# to CK - CK# relationship. The memory controller involved in the leveling must have adjustable delay setting on DQS - DQS# to align the rising edge of DQS - DQS# with that of the clock at the DRAM pin. The DRAM asynchronously feeds back CK - CK#, sampled with the rising edge of DQS -DQS#, through the DQ bus. The controller repeatedly delays DQS - DQS# until a transition from 0 to 1 is detected. The DQS - DQS# delay established though this exercise would ensure tDQSS specification. Besides tDQSS, tDSS and tDSH specification also needs to be fulfilled. One way to achieve this is to combine the actual tDQSS in the application with an appropriate duty cycle and jitter on the DQS - DQS# signals. Depending on the actual tDQSS in the application, the actual values for tDQSL and tDQSH may have to be better than the absolute limits provided in the chapter "AC Timing Parameters" in order to satisfy tDSS and tDSH specification. A conceptual timing of this scheme is shown in Figure 17.





DQS - DQS# driven by the controller during leveling mode must be terminated by the DRAM based on ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

One or more data bits should carry the leveling feedback to the controller across the DRAM configurations X4, X8, and X16. On a X16 device, both byte lanes should be leveled independently. Therefore, a separate feedback mechanism should be available for each byte lane. The upper data bits should provide the feedback of the upper diff_DQS(diff_UDQS) to clock relationship whereas the lower data bits would indicate the lower diff_DQS(diff_LDQS) to clock relationship.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.8 Write Leveling (Cont'd)

4.8.1 DRAM setting for write leveling & DRAM termination function in that mode

DRAM enters into Write leveling mode if A7 in MR1 set 'High' and after finishing leveling, DRAM exits from write leveling mode if A7 in MR1 set 'Low' (Table 8). Note that in write leveling mode, only DQS/ DQS# terminations are activated and deactivated via ODT pin, unlike normal operation (Table 9).

Function	MR1	Enable	Disable
Write leveling enable	A7	1	0
Output buffer mode (Qoff)	A12	0	1

Table 8 —	MR	setting	involve	d in	the	leveling	procedure
I abic 0	TATE	seems	III VOIVC	u III	unc	it vening	procedure

Table 9 — DRAM termination function in the leveling mode

ODT pin @DRAM	DQS/DQS# termination	DQs termination
De-asserted	Off	Off
Asserted	On	Off

NOTE: In Write Leveling Mode with its output buffer disabled (MR1[bit7] = 1 with MR1[bit12] = 1) all RTT_Nom settings are allowed; in Write Leveling Mode with its output buffer enabled (MR1[bit7] = 1 with MR1[bit12] = 0) only RTT Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed.

4.8.2 Procedure Description


The Memory controller initiates Leveling mode of all DRAMs by setting bit 7 of MR1 to 1. When entering write leveling mode, the DQ pins are in undefined driving mode. During write leveling mode, only NOP or DESELECT commands are allowed, as well as an MRS command to exit write leveling mode. Since the controller levels one rank at a time, the output of other ranks must be disabled by setting MR1 bit A12 to 1. The Controller may assert ODT after tMOD, at which time the DRAM is ready to accept the ODT signal.

The Controller may drive DQS low and DQS# high after a delay of tWLDQSEN, at which time the DRAM has applied on-die termination on these signals. After tDQSL and tWLMRD, the controller provides a single DQS, DQS# edge which is used by the DRAM to sample CK - CK# driven from controller. tWLMRD(max) timing is controller dependent.

DRAM samples CK - CK# status with rising edge of DQS - DQS# and provides feedback on all the DQ bits asynchronously after tWLO timing. Either one or all data bits ("prime DQ bit(s)") provide the leveling feedback. The DRAM's remaining DQ bits are driven Low statically after the first sampling procedure. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS/DQS#) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement DQS - DQS# delay setting and launches the next DQS/DQS# pulse after some time, which is controller dependent. Once a 0 to 1 transition is detected, the controller locks DQS - DQS# delay setting and write leveling is achieved for the device. Figure 18 describes the timing diagram and parameters for the overall Write Leveling procedure.

JEDEC Standard No. 79-3C Page 44

4.8 Write Leveling (Cont'd) 4.8.2 Procedure Description (Cont'd)



as shown in above Figure, and maintained at this state through out the leveling procedure. 2. MRS: Load MR1 to enter write leveling mode.

3. NOP: NOP or Deselect.

4. diff DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. DQS is shown with solid line, DQS# is shown with dotted line.

CK, CK# : CK is shown with solid dark line, where as CK# is drawn with dotted line. 5.

DQS, DQS# needs to fulfill minimum pulse width requirements tDQSH(min) and tDQSL(min) as defined for regular Writes; the max pulse width is system dependent. 6.


Figure 18 — Timing details of Write leveling sequence [DQS - DQS# is capturing CK - CK# low at T1 and CK - CK# high at T2

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.8 Write Leveling (Cont'd)

4.8.3 Write Leveling Mode Exit

The following sequence describes how the Write Leveling Mode should be exited:

- 1. After the last rising strobe edge (see ~T0), stop driving the strobe signals (see ~Tc0). Note: From now on, DQ pins are in undefined driving mode, and will remain undefined, until tMOD after the respective MR command (Te1).
- 2. Drive ODT pin low (tIS must be satisfied) and continue registering low. (see Tb0).
- 3. After the RTT is switched off, disable Write Level Mode via MRS command (see Tc2).
- 4. 4. After tMOD is satisfied (Te1), any valid command may be registered. (MR commands may be issued after tMRD (Td1).



NOTES: 1. The DQ result = 1 between Ta0 and Tc0 is a result of the DQS, DQS# signals capturing CK high just after the T0 state. 2. Refer to Figure 15 for specific tWLO timing.

UNDEFINED DRIVING MODE	TRANSITIONING	TIME BREAK	DON'T CARE
------------------------	---------------	------------	------------

Figure 19 — Timing details of Write leveling exit

4.9 Extended Temperature Usage

Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material:

- a. Auto Self-refresh supported
- b. Extended Temperature Range supported
- c. Double refresh required for operation in the Extended Temperature Range (applies only for devices supporting the Extended Temperature Range)

Field	Bits	Description
ASR	MR2 (A6)	Auto Self-Refresh (ASR) (Optional) when enabled, DDR3 SDRAM automatically provides Self-Refresh power management functions for all supported operating temperature values. If not enabled, the SRT bit must be programmed to indicate T _{OPER} during subsequent Self-Refresh operation 0 = Manual SR Reference (SRT) 1 = ASR enable (optional)
SRT	MR2 (A7)	Self-Refresh Temperature (SRT) Range If ASR = 0, the SRT bit must be programmed to indicate T _{OPER} during subsequent Self-Refresh operation If ASR = 1, SRT bit must be set to 0 _b 0 = Normal operating temperature range 1 = Extended (optional) operating temperature range

Table 10 — Mode Register Description

4.9.0.1 Auto Self-Refresh mode - ASR Mode (optional)

DDR3 SDRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit $A6 = 1_b$ and MR2 bit $A7 = 0_b$. The DRAM will manage Self-Refresh entry in either the Normal or Extended (optional) Temperature Ranges. In this mode, the DRAM will also manage Self-Refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by the DRAM, MR2 bit A6 must be set to 0_h.

If the ASR mode is not enabled (MR2 bit. $A6 = 0_b$), the SRT bit (MR2 A7) must be manually programmed with the operating temperature range required during Self-Refresh operation.

Support of the ASR option does not automatically imply support of the Extended Temperature Range.

Please refer to the supplier data sheet and/or the DIMM SPD for Extended Temperature Range and Auto Self-Refresh option availability.

4.9.1 Self-Refresh Temperature Range - SRT

SRT applies to devices supporting Extended Temperature Range only. If $ASR = 0_b$, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If $SRT = 0_b$, then the DRAM will set an appropriate refresh rate for Self-Refresh operation in the Normal Temperature Range. If $SRT = 1_b$ then the DRAM will set an appropriate, potentially different, refresh rate to allow Self-Refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.

For parts that do not support the Extended Temperature Range, MR2 bit A7 must be set to 0_b and the DRAM should not be operated outside the Normal Temperature Range.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.9 Extended Temperature Usage (Cont'd)


Please refer to the supplier data sheet and/or the DIMM SPD for Extended Temperature Range availability.

MR2 A[6]	MR2 A[7]	Self-Refresh operation	Allowed Operating Temperature Range for Self- Refresh Mode
0	0	Self-refresh rate appropriate for the Normal Temperature Range	Normal (0 - 85 °C)
0	1	Self-refresh rate appropriate for either the Normal or Extended Temperature Ranges. The DRAM must support Extended Temperature Range. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.	Normal and Extended (0 - 95 °C)
1	0	ASR enabled (for devices supporting ASR and Normal Temperature Range). Self-Refresh power consumption is temperature dependent	Normal (0 - 85 °C)
1	0	ASR enabled (for devices supporting ASR and Extended Temperature Range). Self-Refresh power consumption is temperature dependent	Normal and Extended (0 - 95 °C)
1	1	Illegal	

Table 11 — Self-Refresh mode summary

4.10 Multi Purpose Register

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. The basic concept of the MPR is shown in Figure 20.





To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1, as shown in Table 12. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. The resulting operation, when a RD or RDA command is issued, is defined by MR3 bits A[1:0] when the MPR is enabled as shown in Table 13. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2 = 0). Note that in MPR mode RDA has the same functionality as a READ command which means the auto precharge part of RDA is ignored. Power-Down mode, Self-Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

MR3 A[2]	MR3 A[1:0]	Function
MPR	MPR-Loc	
0b	don't care (0b or 1b)	Normal operation, no MPR transaction. All subsequent Reads will come from DRAM array. All subsequent Write will go to DRAM array.
1b	See Table 13	Enable MPR mode, subsequent RD/RDA commands defined by MR3 A[1:0].

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.10 Multi Purpose Register (Cont'd)

4.10.1 MPR Functional Description

- One bit wide logical interface via all DQ pins during READ operation.
- Register Read on x4:
 - DQ[0] drives information from MPR.
 - DQ[3:1] either drive the same information as DQ[0], or they drive 0b.
- Register Read on x8:
 - DQ[0] drives information from MPR.
 - DQ[7:1] either drive the same information as DQ[0], or they drive 0b.
- Register Read on x16:
 - DQL[0] and DQU[0] drive information from MPR.
 - DQL[7:1] and DQU[7:1] either drive the same information as DQL[0], or they drive 0b.
- Addressing during for Multi Purpose Register reads for all MPR agents:
 - BA[2:0]: don't care
 - A[1:0]: A[1:0] must be equal to '00'b. Data read burst order in nibble is fixed
 - A[2]: For BL=8, A[2] must be equal to 0b, burst order is fixed to [0,1,2,3,4,5,6,7], *) For Burst Chop 4 cases, the burst order is switched on nibble base A[2]=0b, Burst order: 0,1,2,3 *) A[2]=1b, Burst order: 4,5,6,7 *)
 - A[9:3]: don't care
 - A10/AP: don't care
 - A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0.
 - A11, A13,... (if available): don't care
- Regular interface functionality during register reads:
 - Support two Burst Ordering which are switched with A2 and A[1:0]=00b.
 - Support of read burst chop (MRS and on-the-fly via A12/BC)
 - All other address bits (remaining column address bits including A10, all bank address bits) will be ignored by the DDR3 SDRAM.
 - Regular read latencies and AC timings apply.
 - DLL must be locked prior to MPR Reads.
 - **NOTE:** *) Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.10 Multi Purpose Register (Cont'd)

4.10.2 MPR Register Address Definition

Table 13 provides an overview of the available data locations, how they are addressed by MR3 A[1:0] during a MRS to MR3, and how their individual bits are mapped into the burst order bits during a Multi Purpose Register Read.

00Ь	Read Predefined Pattern for System Calibration	BL8 BC4 BC4	000b 000b 100b	Burst order 0,1,2,3,4,5,6,7 Pre-defined Data Pattern [0,1,0,1,0,1,0,1] Burst order 0,1,2,3 Pre-defined Data Pattern [0,1,0,1] Burst order 4,5,6,7 Deal Grand Data Pattern [0,1,0,1]
00b		_		Pre-defined Data Pattern [0,1,0,1] Burst order 4,5,6,7
		BC4	100b	
				Pre-defined Data Pattern [0,1,0,1]
		BL8	000b	Burst order 0,1,2,3,4,5,6,7
01b	RFU	BC4	000b	Burst order 0,1,2,3
		BC4	100b	Burst order 4,5,6,7
		BL8	000b	Burst order 0,1,2,3,4,5,6,7
10b	RFU	BC4	000b	Burst order 0,1,2,3
		BC4	100b	Burst order 4,5,6,7
		BL8	000b	Burst order 0,1,2,3,4,5,6,7
11b	RFU	BC4	000b	Burst order 0,1,2,3
		BC4	100b	Burst order 4,5,6,7
I	11b OTE: B	11b RFU	10b	10bRFU $BL8$ $000b$ $10b$ RFU $BC4$ $000b$ $BC4$ $100b$ $BC4$ $100b$ $11b$ RFU $BC4$ $000b$ $BC4$ $100b$ $BC4$ $100b$ OTE: Burst order bit 0 is assigned to LSB and the burst order

4.10.3 Relevant Timing Parameters

The following AC timing parameters are important for operating the Multi Purpose Register: tRP, tMRD, tMOD, and tMPRR. For more details refer to "Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600" on page 155.

4.10.4 Protocol Example

Protocol Example (This is one example):

Read out predetermined read-calibration pattern.

Description: Multiple reads from Multi Purpose Register, in order to do system level read timing calibration based on predetermined and standardized pattern.

Protocol Steps:

- Precharge All.
- Wait until tRP is satisfied.
- MRS MR3, Opcode "A2 = 1b" and "A[1:0] = 00b"
- Redirect all subsequent reads into the Multi Purpose Register, and load Pre-defined pattern into MPR.
 Wait until tMRD and tMOD are satisfied (Multi Purpose Register is then ready to be read). During the
- wait until tMRD and tMOD are satisfied (Multi Purpose Register is then ready to be read period MR3 A2 =1, no data write operation is allowed.
- Read:
 - A[1:0] = '00'b (Data burst order is fixed starting at nibble, always 00b here)
 - A[2] = '0'b (For BL=8, burst order is fixed as 0,1,2,3,4,5,6,7)
 - A12/BC = 1 (use regular burst length of 8)
 - All other address pins (including BA[2:0] and A10/AP): don't care







Figure 21 — MPR Readout of predefined pattern, BL8 fixed burst order, single readout

4.10

Multi Purpose Register (Cont'd)








4. A[2]=1 selects upper 4 nibble bits 4....7.



JEDEC Standard No. 79-3C Page 53



4. A[2]=1 selects upper 4 nibble bits 4....7.



4.11 ACTIVE Command

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0-BA2 inputs selects the bank, and the address provided on inputs A0-A15 selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

4.12 PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (tRP) after the PRE-CHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRE-CHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

4.13 READ Operation

4.13.1 READ Burst Operation

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

A12 = 0, BC4 (BC4 = burst chop, tCCD = 4)

A12 = 1, BL8

A12 is used only for burst length control, not as a column address.




Figure 26 — READ Burst Operation RL = 9 (AL = 4, CL = 5, BL8)

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.13 READ Operation (Cont'd)

4.13.2 READ Timing Definitions

Read timing is shown in Figure 27 and is applied when the DLL is enabled and locked.

Rising data strobe edge parameters:

- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, CK#.
- tDQSCK is the actual position of a rising strobe edge relative to CK, CK#.
- tQSH describes the DQS, DQS# differential output high time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- tQSL describes the DQS, DQS# differential output low time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

tDQSQ; both rising/falling edges of DQS, no tAC defined.




Figure 27 — READ Timing Definition

4.13 READ Operation (Cont'd) 4.13.2 READ Timing Definitions (Cont'd)

READ Timing; Clock to Data Strobe relationship 4.13.2.1

Clock to Data Strobe relationship is shown in Figure 28 and is applied when the DLL is enabled and locked.


Rising data strobe edge parameters:

- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, CK#.
- tDQSCK is the actual position of a rising strobe edge relative to CK, CK#.
- tQSH describes the data strobe high pulse width.

Falling data strobe edge parameters:

• tQSL describes the data strobe low pulse width.

tLZ(DQS), tHZ(DQS) for preamble/postamble (see 4.13.2.3 and Figure 30)



 Within a burst, rising strobe edge is not necessarily fixed to be always at tDQSCK(min) or tDQSCK(max). Instead, rising strobe edge can vary between tDQSCK(min) and tDQSCK(max).
 The DQS, DQS# differential output high time is defined by tQSH and the DQS, DQS# differential output low time is defined by tQSL. NOTES:

- 3. Likewise, tLZ(DQS)min and tHZ(DQS)min are not tied to tDQSCKmin (early strobe case) and tLZ(DQS)max and tHZ(DQS)max are not tied to tDQSCKmax (late strobe case). The minimum pulse width of read preamble is defined by tRPRE(min).

 - The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZDSQ(max) on the right side 5
 - The minimum pulse width of read postamble is defined by tRPST(min).
 - 7. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side

Figure 28 — Clock to Data Strobe Relationship

4.13 READ Operation (Cont'd)

4.13.2 READ Timing Definitions (Cont'd)

4.13.2.2 READ Timing; Data Strobe to Data relationship

The Data Strobe to Data relationship is shown in Figure 29 and is applied when the DLL is enabled and locked.

Rising data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

tDQSQ; both rising/falling edges of DQS, no tAC defined






Figure 29 — Data Strobe to Data Relationship

4.13.2.3 tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation

tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ). Figure 30 shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as singled ended.

4.13 READ Operation (Cont'd) 4.13.2 READ Timing Definitions (Cont'd)






4.13 READ Operation (Cont'd) 4.13.2 READ Timing Definitions (Cont'd)

4.13.2.4 tRPRE Calculation

CK CK tA t_B DQS VTT Single ended signal, provided as background information t_D t_c DQS 1 ТΤ Single ended signal, provided as background information t1 tRPRE begin *t*_{RPRE} DQS - DQS 0 Resulting differential signal, relevant for t_{RPRE} tRPRE_end specification

The method for calculating differential pulse widths for tRPRE is shown in Figure 31.



4.13.2.5 tRPST Calculation

The method for calculating differential pulse widths for tRPST is shown in Figure 32.






Figure 32 — Method for calculating tRPST transitions and endpoints



4. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during READ commands at T0 and T4.






BC4, RL = 5 (CL = 5, AL = 0)


- DOUT n (or b) = data-out from column n (or column b). 2.
- 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.

4. BC4 setting activated by either MR0[A1:0 = 10] or MR0[A1:0 = 01] and A12 = 0 during READ commands at T0 and T4.









NOTE: 1. BC4, RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0)

Dout n = data-out from column, Din b = data-in from column b. 2.

3.

NOP commands are shown for ease of illustration; other commands may be valid at these times. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0 and WRITE command at T4. 4.

Figure 36 — READ (BC4) to WRITE (BC4) OTF



RL = 5 (CL = 5, AL = 0) NOTE: 1.

DOUT n (or b) = data-out from column n (or column b). 2.

3. NOP commands are shown for ease of illustration; other commands may be valid at these times.

4.

BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during READ command at T0. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during READ command at T4.





NOTE: 1. RL = 5 (CL = 5, AL = 0), WL = 5 (CWL= 5, AL = 0)

2. DOUT n = data-out from column, Din b = data-in from column b.

3. NOP commands are shown for ease of illustration; other commands may be valid at these times.

 BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during READ command at T0. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T6.

Figure 40 — READ (BL8) to WRITE (BC4) OTF

JEDEC Standard No. 79-3C Page 65

4.13.3 Burst Read Operation followed by a Precharge

The minimum external Read command to Precharge command spacing to the same bank is equal to AL + tRTP with tRTP being the Internal Read Command to Precharge Command Delay. Note that the minimum ACT to PRE timing, tRAS, must be satisfied as well. The minimum value for the Internal Read Command to Precharge Command Delay is given by tRTP.MIN = $max(4 \times nCK, 7.5 \text{ ns})$. A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously:

1. The minimum RAS precharge time (tRP.MIN) has been satisfied from the clock at which the precharge begins.

2. The minimum RAS cycle time (tRC.MIN) from the previous bank activation has been satisfied.

Examples of Read commands followed by Precharge are show in Figure 41 and Figure 42.






Figure 41 — READ to PRECHARGE, RL = 5, AL = 0, CL = 5, tRTP = 4, tRP = 5





4.14 WRITE Operation

4.14.1 DDR3 Burst Operation

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

A12 = 0, BC4 (BC4 = burst chop, tCCD = 4)

A12 = 1, BL8

A12 is used only for burst length control, not as a column address.

4.14.2 WRITE Timing Violations

4.14.2.1 Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure that the DRAM works properly. However, it is desirable, for certain minor violations, that the DRAM is guaranteed not to "hang up," and that errors are limited to that particular operation.

For the following, it will be assumed that there are no timing violations with regards to the Write command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned below.

4.14.2.2 Data Setup and Hold Violations

Should the data to strobe timing requirements (tDS, tDH) be violated, for any of the strobe edges associated with a write burst, then wrong data might be written to the memory location addressed with this WRITE command.

In the example (Figure 43 on page 69), the relevant strobe edges for write burst A are associated with the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5.

Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

4.14.2.3 Strobe to Strobe and Strobe to Clock Violations

Should the strobe timing requirements (tDQSH, tDQSL, tWPRE, tWPST) or the strobe to clock timing requirements (tDSS, tDSH, tDQSS) be violated, for any of the strobe edges associated with a Write burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

In the example (Figure 43 on page 69) the relevant strobe edges for Write burst *n* are associated with the clock edges: T4, T4.5, T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5 and T9. Any timing requirements starting or ending on one of these strobe edges need to be fulfilled for a valid burst. For Write burst *b* the relevant edges are T8, T8.5, T9, T9.5, T10, T10.5, T11, T11.5, T12, T12.5 and T13. Some edges are associated with both bursts.

4.14.2.4 Write Timing Parameters

This drawing is for example only to enumerate the strobe edges that "belong" to a Write burst. No actual timing violations are shown here. For a valid burst all timing parameters for each edge of a burst need to be satisfied (not only for one edge - as shown).

4.14 WRITE Operation (Cont'd) 4.14.2 WRITE Timing Violations (Cont'd)




Figure 43 — Write Timing Definition and Parameters

4.14.3 Write Data Mask

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on DDR3 SDRAMs, consistent with the implementation on DDR2 SDRAMs. It has identical timings on write operations as the data bits as shown in Figure 43, and though used in a unidirectional manner, is internally loaded identically to data bits to ensure matched system timing. DM is not used during read cycles for any bit organizations including x4, x8, and x16, however, DM of x8 bit organization can be used as TDQS during write cycles if enabled by the MR1[A11] setting. See 3.4.3.7 "TDQS, TDQS#" on page 28 for more details on TDQS vs. DM operations.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.14 WRITE Operation (Cont'd)

4.14.4 tWPRE Calculation

The method for calculating differential pulse widths for tWPRE is shown in Figure 44.




Figure 44 — Method for calculating tWPRE transitions and endpoints

4.14.5 tWPST Calculation

The method for calculating differential pulse widths for tWPST is shown in Figure 45.





Figure 45 — Method for calculating tWPST transitions and endpoints


4.14 WRITE Operation (Cont'd) 4.14.5 tWPST Calculation (Cont'd)



DNN n = data-in from column n. NOP commands are shown for ease of illustration; other commands may be valid at these times. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during WRITE command at T0. 4.

TRANSITIONING DATA DON'T CARE

Figure 47 — WRITE Burst Operation WL = 9 (AL = CL-1, CWL = 5, BL8)








Figure 50 — WRITE (BC4) OTF to PRECHARGE Operation




The write recovery time (tWR) and write timing parameter (tWTR) are referenced from the first rising clock edge at T13 (4 clocks from T9). 5.




4.14 WRITE Operation (Cont'd) 4.14.5 tWPST Calculation (Cont'd)



- NOP commands are shown for ease of illustration; other commands may be valid at these times. BL8 setting activated by either MR0[A1:0 = 00] or MR0[A1:0 = 01] and A12 = 1 during WRITE command at T0. 3. 4.
- READ command at T13 can be either BC4 or BL8 depending on MR0[A1:0] and A12 status at T13.






NOTE: 1. RL = 5 (CL = 5, AL = 0), WL = 5 (CWL = 5, AL = 0)

- 2. DIN n = data-in from column n; DOUT b = data-out from column b.
- NOP commands are shown for ease of illustration; other commands may be valid at these times. 3.
- 4. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0. READ command at T13 can be either BC4 or BL8 depending on A12 status at T13.

Figure 54 — WRITE (BC4) to READ (BC4/BL8) OTF



- 2. DIN n = data-in from column n; DOUT b = data-out from column b.
- NOP commands are shown for ease of illustration; other commands may be valid at these times.
- BC4 setting activated by MR0[A1:0 = 10].

Figure 55 — WRITE (BC4) to READ (BC4)






Figure 56 — WRITE (BL8) to WRITE (BC4) OTF



NOP commands are shown for ease of illustration; other commands may be valid at these times. BC4 setting activated by MR0[A1:0 = 01] and A12 = 0 during WRITE command at T0. BL8 setting activated by MR0[A1:0 = 01] and A12 = 1 during WRITE command at T4. 3. 4.




4.14 WRITE Operation (Cont'd) 4.14.5 tWPST Calculation (Cont'd)

4.15 Refresh Command

The Refresh command (REF) is used during normal operation of the DDR3 SDRAMs. This command is non persistent, so it must be issued each time a refresh is required. The DDR3 SDRAM requires Refresh cycles at an average periodic interval of tREFI. When CS#, RAS# and CAS# are held Low and WE# High at the rising edge of the clock, the chip enters a Refresh cycle. All banks of the SDRAM must be pre-charged and idle for a minimum of the precharge time tRP(min) before the Refresh Command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a Refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Refresh Command and the next valid command, except NOP or DES, must be greater than or equal to the minimum Refresh cycle time tRFC(min) as shown in Figure 58. Note that the tRFC timing parameter depends on memory density.

In general, a Refresh command needs to be issued to the DDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the DDR3 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to $9 \times tREFI$ (see Figure 59). A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to $9 \times tREFI$ (see Figure 60). At any given time, a maximum of 16 REF commands can be issued within 2 x tREFI. Before entering Self-Refresh Mode, all postponed Refresh commands must be executed.








Figure 59 — Postponing Refresh Commands (Example)

4.15 Self-Refresh Operation (Cont'd)




Figure 60 — Pulling-in Refresh Commands (Example)

4.16 Self-Refresh Operation

The Self-Refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh-Entry (SRE) Command is defined by having CS#, RAS#, CAS#, and CKE held low with WE# high at the rising edge of the clock.

Before issuing the Self-Refresh-Entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) Also, on-die termination must be turned off before issuing Self-Refresh-Entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the Self-Refresh Entry command or using MRS to MR1 command. Once the Self-Refresh Entry command is registered, CKE must be held low to keep the device in Self-Refresh mode. During normal operation (DLL on), MR1 (A0 = 0), the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) upon exiting Self-Refresh.

When the DDR3 SDRAM has entered Self-Refresh mode, all of the external control signals, except CKE and RESET#, are "don't care." For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VRefCA and VRefDQ) must be at valid levels. The DRAM initiates a minimum of one Refresh command internally within tCKE period once it enters Self-Refresh mode.

The clock is internally disabled during Self-Refresh Operation to save power. The minimum time that the DDR3 SDRAM must remain in Self-Refresh mode is tCKE. The user may change the external clock frequency or halt the external clock tCKSRE after Self-Refresh entry is registered, however, the clock must be restarted and stable tCKSRX before the device can exit Self-Refresh operation.

The procedure for exiting Self-Refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a Self-Refresh Exit command (SRX, combination of CKE going high and either NOP or Deselect on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress. Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL and applicable ZQCAL function requirements (TBD) must be satisfied.

CKE must remain HIGH for the entire Self-Refresh exit period tXSDLL for proper operation except for Self-Refresh re-entry. Upon exit from Self-Refresh, the DDR3 SDRAM can be put back into Self-Refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or deselect commands must be registered on each positive clock edge during the Self-Refresh exit interval tXS. ODT must be turned off during tXSDLL.

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.16 Power-Down Modes (Cont'd)

The use of Self-Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self-Refresh mode. Upon exit from Self-Refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into Self-Refresh Mode.




Figure 61 — Self-Refresh Entry/Exit Timing

4.17 Power-Down Modes

4.17.1 Power-Down Entry and Exit

Power-down is synchronously entered when CKE is registered low (along with NOP or Deselect command). CKE is not allowed to go low while mode register set command, MPR operations, ZQCAL operations, DLL locking or read / write operation are in progress. CKE is allowed to go low while any of other operations such as row activation, precharge or auto-precharge and refresh are in progress, but powerdown IDD spec will not be applied until finishing those operations. Timing diagrams are shown in Figures 62 through Figures 74 with details for entry and exit of Power-Down.

The DLL should be in a locked state when power-down is entered for fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper read operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation with any CKE intensive operations as long as DRAM controller complies with DRAM specifications.

During Power-Down, if all banks are closed after any in-progress commands are completed, the device will be in precharge Power-Down mode; if any bank is open after in-progress commands are completed, the device will be in active Power-Down mode.

Entering power-down deactivates the input and output buffers, excluding CK, CK#, ODT, CKE and RESET#. To protect DRAM internal delay on CKE line to block the input signals, multiple NOP or Deselect commands are needed during the CKE switch off and cycle(s) after, this timing period are defined as tCPDED. CKE_low will result in deactivation of command and address receivers after tCPDED has expired.

Status of DRAM	MRS bit A12	DLL	PD Exit	Relevant Parameters	
Active (A bank or more Open)	Don't Care	On	Fast	tXP to any valid command	
Precharged (All banks Precharged)	0	Off	Slow	 tXP to any valid command. Since it is in precharge state, commands will be ACT, REF, MRS, PRE or PREA. tXPDLL to commands that need the DLL to operate, such as RD, RI or ODT control line. 	
Precharged (All banks Precharged)	1	On	Fast	tXP to any valid command.	

Table 14 — Power-Down Entry Definitions


Also, the DLL is disabled upon entering precharge power-down (Slow Exit Mode), but the DLL is kept enabled during precharge power-down (Fast Exit Mode) or active power-down. In power-down mode, CKE low, RESET# high, and a stable clock signal must be maintained at the inputs of the DDR3 SDRAM, and ODT should be in a valid state, but all other input signals are "Don't Care." (If RESET# goes low during Power-Down, the DRAM will be out of PD mode and into reset state.) CKE low must be maintained until tCKE has been satisfied. Power-down duration is limited by 9 times tREFI of the device.

The power-down state is synchronously exited when CKE is registered high (along with a NOP or Deselect command). CKE high must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP and/or tXPDLL after CKE goes high. Power-down exit latency is defined in the AC specifications table in Section 8.

Active Power Down Entry and Exit timing diagram example is shown in Figure 62. Timing Diagrams for CKE with PD Entry, PD Exit with Read and Read with Auto Precharge, Write, Write with Auto Precharge,

4.17 Power-Down Modes (Cont'd) 4.17.1 Power-Down Entry and Exit (Cont'd)

Activate, Precharge, Refresh, and MRS are shown in Figure 63 through Figure 71. Additional clarifications are shown in Figure 72 through Figure 74.



Note: VALID command at T0 is ACT, NOP, DES or PRE with still one bank remaining open after completion of the precharge command.

Figure 62 — Active Power-Down Entry and Exit Timing Diagram




Figure 63 — Power-Down Entry after Read and Read with Auto Precharge

4.17 Power-Down Modes (Cont'd)4.17.1 Power-Down Entry and Exit (Cont'd)




Figure 64 — Power-Down Entry after Write with Auto Precharge





Figure 65 — Power-Down Entry after Write

JEDEC Standard No. 79-3C Page 84

4.17 Power-Down Modes (Cont'd) 4.17.1 Power-Down Entry and Exit (Cont'd)








Figure 67 — Precharge Power-Down (Slow Exit Mode) Entry and Exit

4.17 Power-Down Modes (Cont'd)4.17.1 Power-Down Entry and Exit (Cont'd)




Figure 68 — Refresh Command to Power-Down Entry




Figure 69 — Active Command to Power-Down Entry

4.17 Power-Down Modes (Cont'd) 4.17.1 Power-Down Entry and Exit (Cont'd)




Figure 70 — Precharge / Precharge all Command to Power-Down Entry




Figure 71 — MRS Command to Power-Down Entry

4.17.2 Power-Down clarifications - Case 1

When CKE is registered low for power-down entry, tPD(min) must be satisfied before CKE can be registered high for power-down exit. The minimum value of parameter tPD(min) is equal to the minimum value

4.17 Power-Down Modes (Cont'd) 4.17.2 Power-Down clarifications - Case 1 (Cont'd)

of parameter tCKE(min) as shown in Table 65, Timing Parameters by Speed Bin. A detailed example of Case 1 is shown in Figure 72.)




Figure 72 — Power-Down Entry/Exit Clarifications - Case 1

4.17.3 Power-Down clarifications - Case 2

For certain CKE intensive operations, for example, repeated 'PD Exit - Refresh - PD Entry' sequences, the number of clock cycles between PD Exit and PD Entry may be insufficient to keep the DLL updated. Therefore, the following conditions must be met in addition to tCKE in order to maintain proper DRAM operation when the Refresh command is issued between PD Exit and PD Entry. Power-down mode can be used in conjunction with the Refresh command if the following conditions are met: 1) tXP must be satisfied before issuing the command. 2) tXPDLL must be satisfied (referenced to the registration of PD Exit) before the next power-down can be entered. A detailed example of Case 2 is shown in Figure 73.




Figure 73 — Power-Down Entry/Exit Clarifications - Case 2

4 DDR3 SDRAM Command Description and Operation (Cont'd) 4.17 Power-Down Modes (Cont'd)

4.17.4 Power-Down clarifications - Case 3

If an early PD Entry is issued after a Refresh command, once PD Exit is issued, NOP or DES with CKE High must be issued until tRFC(min) from the Refresh command is satisfied. This means CKE can not be registered low twice within a tRFC(min) window. A detailed example of Case 3 is shown in Figure 74.




Figure 74 — Power-Down Entry/Exit Clarifications - Case 3

4.18 ZQ Calibration Commands

4.18.1 ZQ Calibration Description

ZQ Calibration command is used to calibrate DRAM Ron & ODT values. DDR3 SDRAM needs longer time to calibrate output driver and on-die termination circuits at initialization and relatively smaller time to perform periodic calibrations.

ZQCL command is used to perform the initial calibration during power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. ZQCL command triggers the calibration engine inside the DRAM and, once calibration is achieved, the calibrated values are transferred from the calibration engine to DRAM IO, which gets reflected as updated output driver and on-die termination values.

The first ZQCL command issued after reset is allowed a timing period of tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after RESET are allowed a timing period of tZQoper.

ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter tZQCS. One ZQCS command can effectively correct a minimum of 0.5 % (ZQ Correction) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

 $\frac{ZQCorrection}{(TSens \times Tdriftrate) + (VSens \times Vdriftrate)}$

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% / °C, VSens = 0.15% / mV, Tdriftrate = 1 °C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128 ms$$

No other activities should be performed on the DRAM channel by the controller for the duration of tZQinit, tZQoper, or tZQCS. The quiet time on the DRAM channel allows accurate calibration of output driver and on-die termination values. Once DRAM calibration is achieved, the DRAM should disable ZQ current consumption path to reduce power.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller. See "[BA=Bank Address, RA=Row Address, CA=Column Address, BC#=Burst Chop, X=Don't Care, V=Valid]" on page 33 for a description of the ZQCL and ZQCS commands.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon Self-Refresh exit, DDR3 SDRAM will not perform an IO calibration without an explicit ZQ calibration command. The earliest possible time for ZQ Calibration command (short or long) after self refresh exit is tXS.

4.18 DDR3 SDRAM Command Description and Operation) (Cont'd) 4.18.1 ZQ Calibration Description (Cont'd)

In systems that share the ZQ resistor between devices, the controller must not allow any overlap of tZQoper, tZQinit, or tZQCS between the devices.

4.18.2 ZQ Calibration Timing




Figure 75 — ZQ Calibration Timing

4.18.3 ZQ External Resistor Value, Tolerance, and Capacitive loading

In order to use the ZQ Calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and ground. The single resistor can be used for each SDRAM or one resistor can be shared between two SDRAMs if the ZQ calibration timings for each SDRAM do not overlap. The total capacitive loading on the ZQ pin must be limited (See Table 59 — "Input / Output Capacitance" on page 153).

5 On-Die Termination (ODT)

ODT (On-Die Termination) is a feature of the DDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS, DQS# and DM for x4 and x8 configuration (and TDQS, TDQS# for X8 configuration, when enabled via A11=1 in MR1) via the ODT control pin. For x16 configuration, ODT is applied to each DQU, DQL, DQSU, DQSU#, DQSL, DQSL#, DMU and DML signal via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. More details about ODT control modes and ODT timing modes can be found further down in this document:

- The ODT control modes are described in 5.1.
- The ODT synchronous mode is described in 5.2
- The dynamic ODT feature is described in 5.3
- The ODT asynchronous mode is described in 5.4
- The transitions between ODT synchronous and asynchronous are described in 5.4.1 through 5.4.4

The ODT feature is turned off and not supported in Self-Refresh mode.

A simple functional representation of the DRAM ODT feature is shown in Figure 76.




Figure 76 — Functional Representation of ODT

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information, see below. The value of RTT is determined by the settings of Mode Register bits (see Figure 10 on page 26 and Figure 11 on page 29). The ODT pin will be ignored if the Mode Registers MR1 and MR2 are programmed to disable ODT, and in self-refresh mode.

5.1 ODT Mode Register and ODT Truth Table

The ODT Mode is enabled if any of MR1 {A9, A6, A2} or MR2 {A10, A9} are non zero. In this case, the value of RTT is determined by the settings of those bits (see Figure on page 26).

Application: Controller sends WR command together with ODT asserted.

- One possible application: The rank that is being written to provides termination.
- DRAM turns ON termination if it sees ODT asserted (unless ODT is disabled by MR).
- DRAM does not use any write or read command decode information.
- The Termination Truth Table is shown in Table 15.

ODT pin	DRAM Termination State					
0	OFF					
1	ON, (OFF, if disabled by MR1 {A9, A6, A2} and MR2 {A10, A9} in general)					

Table 15 — Termination Truth Table

5 On-Die Termination (ODT) (Cont'd)

5.2 Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down definition, these modes are:

- Any bank active with CKE high
- Refresh with CKE high
- Idle mode with CKE high
- Active power down mode (regardless of MR0 bit A12)
- Precharge power down mode if DLL is enabled during precharge power down by MR0 bit A12.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

In synchronous ODT mode, RTT will be turned on ODTLon clock cycles after ODT is sampled high by a rising clock edge and turned off ODTLoff clock cycles after ODT is registered low by a rising clock edge. The ODT latency is tied to the write latency (WL) by: ODTLon = WL - 2; ODTLoff = WL - 2.

5.2.1 ODT Latency and Posted ODT

In Synchronous ODT Mode, the Additive Latency (AL) programmed into the Mode Register (MR1) also applies to the ODT signal. The DRAM internal ODT signal is delayed for a number of clock cycles defined by the Additive Latency (AL) relative to the external ODT signal. ODTLon = CWL + AL - 2; ODTLoff = CWL + AL - 2. For details, refer to DDR3 SDRAM latency definitions.

Symbol	Parameter	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Unit	
ODTLon	ODT turn on Latency		WL - 2 = CWL + AL - 2				
ODTLoff	ODT turn off Latency	WL - 2 = CWL + AL - 2					

Table 16 — ODT Latency

5.2.2 Timing Parameters

In synchronous ODT mode, the following timing parameters apply (see also Figures 77):

ODTLon, ODTLoff, t_{AON,min,max}, t_{AOF,min,max}.

Minimum RTT turn-on time (t_{AON} min) is the point in time when the device leaves high impedance and ODT resistance begins to turn on. Maximum RTT turn on time (t_{AON} max) is the point in time when the ODT resistance is fully on. Both are measured from ODTLon.

Minimum RTT turn-off time (t_{AOF} min) is the point in time when the device starts to turn off the ODT resistance. Maximum RTT turn off time (t_{AOF} max) is the point in time when the on-die termination has reached high impedance. Both are measured from ODTLoff.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL = 4) or ODTH8 (BL = 8) after the Write command (see Figure 78). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.




Figure 77 — Synchronous ODT Timing Example for AL = 3; CWL = 5; ODTLon = AL + CWL - 2 = 6.0; ODTLoff = AL + CWL - 2 = 6




Figure 78 — Synchronous ODT example with BL = 4, WL = 7.

ODT must be held high for at least ODTH4 after assertion (T1); ODT must be kept high ODTH4 (BL = 4) or ODTH8 (BL = 8) after Write command (T7). ODTH is measured from ODT first registered high to ODT first registered low, or from registration of Write command with ODT high to ODT registered low. Note that although ODTH4 is satisfied from ODT registered high at T6, ODT must not go low before T11 as ODTH4 must also be satisfied from the registration of the Write command at T7.

5.2.3 ODT during Reads

As the DDR3 SDRAM can not terminate and drive at the same time, RTT must be disabled at least half a clock cycle before the read preamble by driving the ODT pin low appropriately. RTT may not be enabled until the end of the post-amble as shown in the example below. As shown in Figure 79 below, at cycle T15, DRAM turns on the termination when it stops driving, which is determined by tHZ. If DRAM stops driving early (i.e., tHZ is early), then tAONmin timing may apply. If DRAM stops driving late (i.e., tHZ is late), then DRAM complies with tAONmax timing. Note that ODT may be disabled earlier before the Read and enabled later after the Read than shown in this example in Figure 79.




Figure 79 — ODT must be disabled externally during Reads by driving ODT low. (example: CL = 6; AL = CL - 1 = 5; RL = AL + CL = 11; CWL = 5; ODTLon = CWL + AL - 2 = 8; ODTLoff = CWL + AL - 2 = 8)

5 On-Die Termination (ODT) (Cont'd)

5.3 Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. This requirement is supported by the "Dynamic ODT" feature as described as follows:

5.3.1 Functional Description:

The Dynamic ODT Mode is enabled if bit (A9) or (A10) of MR2 is set to '1'. The function is described as follows:

- Two RTT values are available: RTT_Nom and RTT_WR.
 - The value for RTT_Nom is preselected via bits $\overline{A[9,6,2]}$ in MR1.
 - The value for RTT_WR is preselected via bits A[10,9] in MR2.
- During operation without write commands, the termination is controlled as follows:
 - Nominal termination strength RTT_Nom is selected.
 - Termination on/off timing is controlled via ODT pin and latencies ODTLon and ODTLoff.
- When a write command (WR, WRA, WRS4, WRS8, WRAS4, WRAS8) is registered, and if Dynamic ODT is enabled, the termination is controlled as follows:
 - A latency ODTLcnw after the write command, termination strength RTT_WR is selected.
 - A latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the write command, termination strength RTT_Nom is selected.
 - Termination on/off timing is controlled via ODT pin and ODTLon, ODTLoff.

Table 17 shows latencies and timing parameters which are relevant for the on-die termination control in Dynamic ODT mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt_WR , $MR2\{A10, A9\}=\{0,0\}$, to disable Dynamic ODT externally.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL = 4) or ODTH8 (BL = 8) after the Write command (see Figure 78). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.

Name and Description	Abbr.	Defined from	Defined to	Definition for all DDR3 speed bins	Unit
ODT turn-on Latency	ODTLon	registering external ODT signal high	turning termination on	ODTLon = WL - 2	t _{СК}
ODT turn-off Latency	ODTLoff	registering external ODT signal low	turning termination off	ODTLoff = WL – 2	t _{СК}
ODT Latency for changing from RTT_Nom to RTT_WR	ODTLcnw	registering external write command	change RTT strength from RTT_Nom to RTT_WR	ODTLcnw = WL – 2	t _{СК}
ODT Latency for change from RTT_WR to RTT_Nom (BL = 4)	ODTLcwn4	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTLcwn4 = 4 + ODTLoff	t _{CK}
ODT Latency for change from RTT_WR to RTT_Nom (BL = 8)	ODTLcwn8	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTLcwn8 = 6 + ODTLoff	tCK(avg)

Table 17 — Latencies and timing parameters relevant for Dynamic ODT

5.3 Dynamic ODT (Cont'd)

5.3.1 Functional Description (Cont'd)

Table 17 — Latencies and timing parameters relevant for Dynamic OD	T (Cont'd)
	- (00

Name and Description	Abbr.	Defined from	Defined to	Definition for all DDR3 speed bins	Unit
minimum ODT high time after ODT assertion	ODTH4	registering ODT high	ODT registered low	ODTH4 = 4	tCK(avg)
minimum ODT high time after Write (BL = 4)	ODTH4	registering Write with ODT high	ODT registered low	ODTH4 = 4	tCK(avg)
minimum ODT high time after Write (BL = 8)	ODTH8	registering Write with ODT high	ODT registered low	ODTH8 = 6	tCK(avg)
RTT change skew	t _{ADC}	ODTLcnw ODTLcwn	RTT valid	$t_{ADC}(min) = 0.3 * tCK(avg)$ $t_{ADC}(max) = 0.7 * tCK(avg)$	tCK(avg)


NOTE: tAOF,nom and tADC,nom are 0.5 tCK (effectively adding half a clock cycle to ODTLoff, ODTcnw and ODTLcwn)

5.3.2 ODT Timing Diagrams

The following pages provide exemplary timing diagrams as described in Table 18:

Figure and Page	Description
Figure 80 on page 98	Figure 80, Dynamic ODT: Behavior with ODT being asserted before and after the write.
Figure 81 on page 98	Figure 81, Dynamic ODT: Behavior without write command, $AL = 0$, $CWL = 5$.
Figure 82 on page 99	Figure 82, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles.
Figure 83 on page 100	Figure 83, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), $AL = 0$, $CWL = 5$.
Figure 84 on page 101	Figure 84, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 4 clock cycles.

Table 18 — Timing Diagrams for "Dynamic ODT"



NOTE: Example for BC4 (via MRS or OTF), AL = 0, CWL = 5. ODTH4 applies to first registering ODT high and to the registration of the Write command. In this example, ODTH4 would be satisfied if ODT went low at T8 (4 clocks after the Write command).






Figure 81 — Dynamic ODT: Behavior without write command, AL = 0, CWL = 5




Figure 82 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles

5.3 Dynamic ODT (Cont'd) 5.3.2 ODT Timing Diagrams (Cont'd)




Figure 83 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), AL = 0, CWL = 5.




Figure 84 — Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 4 clock cycles

5.3 Dynamic ODT (Cont'd) 5.3.2 ODT Timing Diagrams (Cont'd)

σı

On-Die Termination (ODT) (Cont'd)

5.4 Asynchronous ODT Mode

Asynchronous ODT mode is selected when DRAM runs in DLLon mode, but DLL is temporarily disabled (i.e. frozen) in precharge power-down (by MR0 bit A12). Based on the power down mode definitions, this is currently (comment: update editorially after everything is set and done...): Precharge power down mode if DLL is disabled during precharge power down by MR0 bit A12.


In asynchronous ODT timing mode, internal ODT command is NOT delayed by Additive Latency (AL) relative to the external ODT command.

In asynchronous ODT mode, the following timing parameters apply (see Figure 85): t_{AONPD,min,max}, t_{AOFPD,min,max}.

Minimum RTT turn-on time (t_{AONPD} min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum RTT turn on time (t_{AONPD} max) is the point in time when the ODT resistance is fully on.

t_{AONPD}min and t_{AONPD}max are measured from ODT being sampled high.

Minimum RTT turn-off time (t_{AOFPD} min) is the point in time when the devices termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time (t_{AOFPD} max) is the point in time when the on-die termination has reached high impedance. t_{AOFPD} min and t_{AOFPD} max are measured from ODT being sampled low.



TRANSITIONING DON'T CARE

Figure 85 — Asynchronous ODT Timings on DDR3 SDRAM with fast ODT transition: AL is ignored

In Precharge Power Down, ODT receiver remains active, however no Read or Write command can be issued, as the respective ADD/CMD receivers may be disabled.

Symbol	Description	min	max	Unit
<i>t</i> _{AONPD}	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	2	8.5	ns
<i>t</i> _{AOFPD}	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	2	8.5	ns

5 On-Die Termination (ODT) (Cont'd)

5.4 Asynchronous ODT Mode (Cont'd)

5.4.1 Synchronous to Asynchronous ODT Mode Transitions

Table 20 — ODT timing parameters for Power Down (with DLL frozen) entry andexit transition period

Description	min	max
ODT to RTT	<pre>min{ ODTLon * tCK + tAONmin; tAONPDmin }</pre>	<pre>max{ ODTLon * tCK + tAONmax; tAONPDmax }</pre>
turn-on delay	<pre>min{ (WL - 2) * tCK + tAONmin; tAONPDmin }</pre>	max{ (WL - 2) * tCK + tAONmax; tAONPDmax }
ODT to RTT	<pre>min{ ODTLoff * tCK +tAOFmin; tAOFPDmin }</pre>	<pre>max{ ODTLoff * tCK + tAOFmax; tAOFPDmax }</pre>
turn-off delay	<pre>min{ (WL - 2) * tCK +tAOFmin; tAOFPDmin }</pre>	max{ (WL - 2) * tCK + tAOFmax; tAOFPDmax }
tANPD	W	/L -1

5.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is a transition period around power down entry, where the DDR3 SDRAM may show either synchronous or asynchronous ODT behavior.

The transition period is defined by the parameters tANPD and tCPDED(min). tANPD is equal to (WL -1) and is counted backwards in time from the clock cycle where CKE is first registered low. tCPDED(min) starts with the clock cycle where CKE is first registered low. The transition period begins with the starting point of tANPD and terminates at the end point of tCPDED(min), as shown in Figure 86. If there is a Refresh command in progress while CKE goes low, then the transition period ends at the later one of tRFC(min) after the Refresh command and the end point of tCPDED(min), as shown in Figure 87. Please note that the actual starting point at tANPD is excluded from the transition period, and the actual end points at tCPDED(min) and tRFC(min), respectively, are included in the transition period.

ODT assertion during the transition period may result in an RTT change as early as the smaller of t_{AONPD} min and (ODTLon* $t_{CK} + t_{AON}$ min) and as late as the larger of t_{AONPD} max and (ODTLon* $t_{CK} + t_{AON}$ max). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of t_{AOFPD} min and (ODTLoff* $t_{CK} + t_{AOF}$ min) and as late as the larger of t_{AOFPD} max and (ODTLoff* $t_{CK} + t_{AOF}$ max). See Figure 20 and Figure 86. Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. Figure 86 shows the three different cases: ODT_A, synchronous behavior before tANPD; ODT_B has a state change during the transition period; ODT_C shows a state change after the transition period.

5.4 Asynchronous ODT Mode (Cont'd)

5.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry (Cont'd)




Figure 86 — Synchronous to asynchronous transition during Precharge Power Down (with DLL frozen) entry (AL = 0; CWL = 5; tANPD = WL - 1 = 4)




Figure 87 — Synchronous to asynchronous transition after Refresh command (AL = 0; CWL = 5; tANPD = WL - 1 = 4)

JEDEC Standard No. 79-3C Page 105

55 4 О

On-Die Termination (ODT) (Cont'd)

Asynchronous ODT Mode (Cont'd)

5.4.3 Asynchronous to Synchronous ODT Mode Transition during Power-Down Exit

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is also a transition period around power down exit, where either synchronous or asynchronous response to a change in ODT must be expected from the DDR3 SDRAM.

This transition period starts tANPD before CKE is first registered high, and ends tXPDLL after CKE is first registered high. tANPD is equal to (WL - 1) and is counted (backwards) from the clock cycle where CKE is first registered high.

ODT assertion during the transition period may result in an RTT change as early as the smaller of t_{AONPD} min and (ODTLon* $t_{CK} + t_{AON}$ min) and as late as the larger of t_{AONPD} max and (ODTLon* $t_{CK} + t_{AON}$ max). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of t_{AOFPD} min and (ODTLoff* $t_{CK} + t_{AON}$ min) and as late as the larger of t_{AOFPD} max and (ODTLoff* $t_{CK} + t_{AOF}$ min) and as late as the larger of t_{AOFPD} max and (ODTLoff* $t_{CK} + t_{AOF}$ min) and as late as the larger of t_{AOFPD} max and (ODTLoff* $t_{CK} + t_{AOF}$ min). See Table 20.

Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. Figure 88 shows the three different cases: ODT_C , asynchronous response before t_{ANPD} ; ODT_B has a state change of ODT during the transition period; ODT_A shows a state change of ODT after the transition period with synchronous response.




Figure 88 — Asynchronous to synchronous transition during Precharge Power Down (with DLL frozen) exit (CL = 6; AL = CL - 1; CWL = 5; tANPD = WL - 1 = 9)

5.4.4 Asynchronous to Synchronous ODT Mode during short CKE high and short CKE low periods

If the total time in Precharge Power Down state or Idle state is very short, the transition periods for PD entry and PD exit may overlap (see Figure 89). In this case, the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the PD entry transition period to the end of the PD exit transition period (even if the entry period ends later than the exit period).

If the total time in Idle state is very short, the transition periods for PD exit and PD entry may overlap. In this case the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the PD exit transition period to the end of the PD entry transition period. Note that in the bottom part of Figure 89 it is assumed that there was no Refresh command in progress when Idle state was entered.




Figure 89 — Transition period for short CKE cycles, entry and exit period overlapping (AL = 0, WL = 5, tANPD = WL - 1 = 4)

JEDEC Standard No. 79-3C Page 108

This page left blank.

6 Absolute Maximum Ratings

6.1 Absolute Maximum DC Ratings

Table 21 — Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
VDD	Voltage on VDD pin relative to Vss	-0.4 V ~ 1.975 V	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.4 V ~ 1.975 V	V	1,3
V _{IN,} V _{OUT}	Voltage on any pin relative to Vss	-0.4 V ~ 1.975 V	V	1
T _{STG}	Storage Temperature	-55 to +100	°C	1,2

NOTE 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

6.2 DRAM Component Operating Temperature Range

Normal Operating Temperature Range Extended Temperature Range (Optional)	0 to 85	°C	1, 2		
Extended Temperature Range (Optional)			-, -		
	85 to 95	°C	1, 3		
NOTE 1. Operating Temperature T _{OPER} is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.					
1 6 1	1 1		11		
NOTE 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:					
a Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.					
b If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use th Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0_b and MR2 A7 = 1_b) o enable the optional Auto Self-Refresh mode (MR2 A6 = 1_b and MR2 A7 = 0_b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range					
s I I S c a	Surement conditions, please refer to the JEDEC do The Normal Temperature Range specifies the ter During operation, the DRAM case temperature mo- tions Some applications require operation of the DRAM case temperature. Full specifications are supported a Refresh commands must be doubled in frequen also possible to specify a component with 1X m Please refer to supplier data sheet and/or the D o If Self-Refresh operation is required in the External Manual Self-Refresh mode with Extended Tem enable the optional Auto Self-Refresh mode (M data sheet and/or the DIMM SPD for Auto Sel	Surement conditions, please refer to the JEDEC document JESD51-2. The Normal Temperature Range specifies the temperatures where all DRAM specifications During operation, the DRAM case temperature must be maintained between 0 to 85 °C under ions Some applications require operation of the DRAM in the Extended Temperature Range betwee case temperature. Full specifications are supported in this range, but the following additional a Refresh commands must be doubled in frequency, therefore reducing the Refresh interval t also possible to specify a component with 1X refresh (tREFI to 7.8µs) in the Extended Te Please refer to supplier data sheet and/or the DIMM SPD for option availability. b If Self-Refresh operation is required in the Extended Temperature Range, then it is mandat Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0 _b ar enable the optional Auto Self-Refresh mode (MR2 A6 = 1 _b and MR2 A7 = 0 _b). Please refer	Surement conditions, please refer to the JEDEC document JESD51-2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be soluring operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operations Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C case temperature. Full specifications are supported in this range, but the following additional condition a Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3. also possible to specify a component with 1X refresh (tREFI to 7.8µs) in the Extended Temperature Please refer to supplier data sheet and/or the DIMM SPD for option availability. b If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to eith Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0 _b and MR2 A enable the optional Auto Self-Refresh mode (MR2 A6 = 1 _b and MR2 A7 = 0 _b). Please refer to the si data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature I		

Table 22 — Temperature Range

NOTE 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

NOTE 3. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

JEDEC Standard No. 79-3C Page 110

Ths page left blank.

7 AC & DC Operating Conditions

7.1 Recommended DC Operating Conditions

		Rating			Unit	Notes	
Symbol	Parameter	Min	Тур	Max		Notes	
V _{DD}	Supply Voltage	1.425	1.5	1.575	V	1, 2	
V _{DDQ}	Supply Voltage for Output	1.425	1.5	1.575	V	1, 2	
NOTE	NOTE 1. Under all conditions VDDQ must be less than or equal to VDD.						
NOTE	NOTE 2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.						

Table 23 — Recommended DC Operating Conditions

JEDEC Standard No. 79-3C Page 112

Ths page left blank.

8 AC and DC Input Measurement Levels

8.1 AC and DC Logic Input Levels for Single-Ended Signals

8.1.1 AC and DC Input Levels for Single-Ended Command and Address Signals Table 24 — Single-Ended AC and DC Input Levels for Command and Address

Symbol	Parameter	DDR3-800/1066/1333/1600			Natar
Symbol	rarameter	Min	Max	– Unit	Notes
VIH.CA(DC)	DC input logic high	Vref + 0.100	VDD	V	1
VIL.CA(DC)	DC input logic low	VSS	Vref - 0.100	V	1
VIH.CA(AC)	AC input logic high	Vref + 0.175	Note 2	V	1, 2
VIL.CA(AC)	AC input logic low	Note 2	Vref - 0.175	V	1, 2
VIH.CA(AC150)	AC input logic high	Vref + 0.150	Note 2	V	1, 2
VIL.CA(AC150)	AC input logic low	Note 2	Vref - 0.150	V	1, 2
V _{RefCA(DC)}	Reference Voltage for ADD,	0.49 * VDD	0.51 * VDD	V	3, 4
	CMD inputs				

NOTE 1. For input only pins except RESET#. Vref = VrefCA(DC).

NOTE 2. See 9.6 "Overshoot and Undershoot Specifications" on page 125.

NOTE 3. The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate from V_{RefDQ(DC)} by more than +/-1% VDD (for reference: approx. +/- 15 mV).

NOTE 4. For reference: approx. VDD/2 +/- 15 mV.

8.1.2 AC and DC Input Levels for Single-Ended Data Signals Table 25 — Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	DDR3-800,	DDR3-1066	DDR3-1333,	DDR3-1600	Unit	Notes
Symbol	rarameter	Min	Max			Unit	notes
VIH.DQ(DC)	DC input logic high	Vref + 0.100	VDD	Vref + 0.100	VDD	V	1
VIL.DQ(DC)	DC input logic low	VSS	Vref - 0.100	VSS	Vref - 0.100	V	1
VIH.DQ(AC)	AC input logic high	Vref + 0.175	Note 2	Vref + 0.150	Note 2	V	1, 2, 5
VIL.DQ(AC)	AC input logic low	Note 2	Vref - 0.175	Note 2	Vref - 0.150	V	1, 2, 5
V _{RefDQ(DC)}	Reference Voltage for DQ, DM inputs	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	V	3, 4

NOTE 1. For input only pins except RESET#. Vref = VrefDQ(DC).

NOTE 2. See 9.6 "Overshoot and Undershoot Specifications" on page 125.

NOTE 3. The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate from V_{RefDQ(DC)} by more than +/-1% VDD (for reference: approx. +/- 15 mV).

NOTE 4. For reference: approx. VDD/2 +/- 15 mV.

NOTE 5. Single-ended swing requirement for DQS, DQS# is 350 mV (peak to peak). Differential swing requirement for DQS - DQS# is 700 mV (peak to peak).

8.2 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDQ} are illustrated in Figure 90. It shows a valid reference voltage $V_{Ref}(t)$ as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDQ} likewise).

 $V_{Ref}(DC)$ is the linear average of $V_{Ref}(t)$ over a very long period of time (e.g., 1 sec). This average has to meet the min/max requirements in Table 24. Furthermore $V_{Ref}(t)$ may temporarily deviate from $V_{Ref}(DC)$ by no more than +/- 1% VDD.




Figure 90 — Illustration of $V_{Ref(DC)}$ tolerance and V_{Ref} ac-noise limits


The voltage levels for setup and hold time measurements $V_{IH(AC)}$, $V_{IH(DC)}$, $V_{IL(AC)}$, and $V_{IL(DC)}$ are dependent on V_{Ref} .

" V_{Ref} " shall be understood as $V_{Ref(DC)}$, as defined in Figure 90.

This clarifies that dc-variations of V_{Ref} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{Ref(DC)}$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{Ref} ac-noise. Timing and voltage effects due to ac-noise on V_{Ref} up to the specified limit (+/-1% of VDD) are included in DRAM timings and their associated deratings.

8.3 AC and DC Logic Input Levels for Differential Signals



8.3.1 Differential signal definition

Figure 91 — Definition of differential ac-swing and "time above ac-level" t_{DVAC}

8.3.2	Differential swing requirements for clock (CK - CK#) and strobe (DQS - DQS#)
	Table 26 — Differential AC and DC Input Levels

		DDR3-800, 106	DDR3-800, 1066, 1333, & 1600		Notes
Symbol	Parameter	Min	Мах	Unit	NOLES
V _{IHdiff}	Differential input high	+0.200	note 3	V	1
V _{ILdiff}	Differential input logic low	Note 3	- 0.200	V	1
V _{IHdiff(ac)}	Differential input high ac	2 x (VIH(ac) - Vref)	Note 3	V	2
V _{ILdiff(ac)}	Differential input low ac	note 3	2 x (Vref - VIL(ac))	V	2

NOTE 1. Used to define a differential signal slew-rate.

NOTE 2. For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQSL, DQSL#, DQSU, DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

NOTE 3. These values are not defined; however, the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications" on page 125

8.3 AC and DC Logic Input Levels for Differential Signals (Cont'd)

8.3.2 Differential swing requirements for clock (CK - CK#) and strobe (DQS - DQS#) (Cont'd)

Slew Rate [V/ns]	tDVAC [ps] tD @ VIH/Ldiff(ac) = 350mV @ VIH/I		tDVA @ VIH/Ldiff	/AC [ps] diff(ac) = 300mV	
	min	max	min	max	
> 4.0	75	-	175	-	
4.0	57	-	170	-	
3.0	50	-	167	-	
2.0	38	-	163	-	
1.8	34	-	162	-	
1.6	29	-	161	-	
1.4	22	-	159	-	
1.2	13	-	155	-	
1.0	0	-	150	-	
< 1.0	0	-	150	-	

Table 27 — Allowed time before ringback (tDVAC) for CK - CK# and DQS - DQS#


8.3.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, CK#, DQS#, DQSL#, or DQSU#) has also to comply with certain requirements for single-ended signals.

CK and CK# have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH(ac) / VIL(ac)) for ADD/CMD signals) in every half-cycle.

DQS, DQSL, DQSU, DQS#, DQSL# have to reach VSEHmin / VSELmax (approximately the ac-levels (VIH(ac) / VIL(ac)) for DQ signals) in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g., if VIH150(ac)/VIL150(ac) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and CK#



8.3 AC and DC Logic Input Levels for Differential Signals (Cont'd) 8.3.3 Single-ended requirements for differential signals (Cont'd)

Figure 92 — Single-ended requirement for differential signals.

Note that, while ADD/CMD and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDD / 2; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Table 28 — Single-ended levels for	r CK. DOS. DOSI	. DOSU. CK#.]	DOS#. DOSL# or DOSU#
Table 20 — Single-chucu levels for	ι τις, στος, στός	μ , DQSU, CIA π , I	DQSm, $DQSLm$ of $DQSUm$

Symbol	Parameter	DDR3-800, 1066, 1333, & 1600			Notes	
		Min	Max	Unit	INOLES	
VSEH	Single-ended high level for strobes	(VDD / 2) + 0.175	note 3	V	1, 2	
	Single-ended high level for CK, CK#	(VDD / 2) + 0.175	note 3	V	1, 2	
VSEL	Single-ended low level for strobes	note 3	(VDD / 2) - 0.175	V	1, 2	
	Single-ended low level for CK, CK#	note 3	(VDD / 2) - 0.175	V	1, 2	
NOTE 1. For CK, CK# use VIH/VIL(ac) of ADD/CMD; for strobes (DQS, DQS#, DQSL, DQSL#, DQSU, DQSU#) use VIH/VIL(ac) of DQs.						
NOTE 2. VIH(ac)/VIL(ac) for DQs is based on VREFDQ; VIH(ac)/VIL(ac) for ADD/CMD is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here						

NOTE 3. These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications" on page 125

8.4 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, CK# and DQS, DQS#) must meet the require-

8 AC and DC Input Measurement Levels (Cont'd) 8.4 Differential Input Cross Point Voltage (Cont'd)

ments in Table 29. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.




Figure 93 — Vix Definition

Symbol	Parameter	DDR3-800, DDR3-1066, DDR3-1333, DDR3-1600			Natar
		Min	Max	Unit	Notes
V _{IX}	Differential Input Cross Point Voltage relative to	- 150	150	mV	
VDD/2 for CK, CK#	- 175	175	mV	1	
V _{IX}	Differential Input Cross Point Voltage relative to VDD/2 for DQS, DQS#	- 150	150	mV	
NOTE 1. Extended range for V _{ix} is only allowed for clock and if single-ended clock input signals CK and CK# are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-250 mV, and when the differential slew rate of CK - CK# is larger than 3 V/ns. Refer to Table 28 on page 117 for VSEL and VSEH standard values.					

8.5 Slew Rate Definitions for Single-Ended Input Signals

See 13.3 "Address / Command Setup, Hold and Derating" on page 173 for single-ended slew rate definitions for address and command signals.

See 13.4 "Data Setup, Hold and Slew Rate Derating" on page 180 for single-ended slew rate definitions for data signals.

8.6 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured as shown in Table 30 and Figure 94.

Description	Measured		Defined by	
Description from to		Defined by		
Differential input slew rate for rising edge (CK - CK# and DQS - DQS#).	V _{ILdiffmax}	V _{IHdiffmin}	[V _{IHdiffmin -} V _{ILdiffmax}] / DeltaTRdiff	
Differential input slew rate for falling edge (CK - CK# and DQS - DQS#).	V _{IHdiffmin}	V _{ILdiffmax}	[V _{IHdiffmin -} V _{ILdiffmax}] / DeltaTFdiff	
NOTE: The differential signal (i.e., CK - CK# and DQS - DQS#) must be linear between these thresholds.				

Table 30 — Differential Input Slew Rate Definition




Figure 94 — Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#

JEDEC Standard No. 79-3C Page 120

Ths page left blank.

9 AC and DC Output Measurement Levels

9.1 Single Ended AC and DC Output Levels

Table 31 shows the output levels used for measurements of single ended signals.

Table 31 — Single-ended AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333, and 1600	Unit	Notes			
V _{OH(DC)}	DC output high measurement level (for IV curve linearity)	0.8 x V _{DDQ}	V				
V _{OM(DC)}	DC output mid measurement level (for IV curve linearity)	0.5 x V _{DDQ}	V				
V _{OL(DC)}	DC output low measurement level (for IV curve linearity)	0.2 x V _{DDQ}	V				
V _{OH(AC)}	AC output high measurement level (for output SR)	V _{TT} + 0.1 x V _{DDQ}	V	1			
V _{OL(AC)}	AC output low measurement level (for output SR)	V _{TT} - 0.1 x V _{DDQ}	V	1			
NOTE	NOTE 1. The swing of $\pm 0.1 \times V_{DDQ}$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to $V_{TT} = V_{DDQ}/2$.						

9.2 Differential AC and DC Output Levels

Table 32 shows the output levels used for measurements of differential signals.

Table 32 —	Differential AC and DC Output Levels
-------------------	---

Symbol	Parameter	DDR3-800, 1066, 1333, and 1600	Unit	Notes	
V _{OHdiff(AC)}	AC differential output high measurement level (for output SR)	+ 0.2 x V _{DDQ}	V	1	
V _{OLdiff(AC)}	AC differential output low measurement level (for output SR)	- 0.2 x V _{DDQ}	V	1	
NOTE 1.7	NOTE 1. The swing of $\pm 0.2 \times V_{DDQ}$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to $V_{TT} = V_{DDO}/2$ at each of the differential				
with a driver impedance of 40 Ω and an effective test load of 25 Ω to $V_{TT} = V_{DDQ}/2$ at each of the differentiation of the dif				fferential	
0	outputs.				

9.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single ended signals as shown in Table 33 and Figure 95.

Description	Mea	sured	Defined by			
Description	from	to	Defined by			
Single-ended output slew rate for rising edge	V _{OL(AC)}	V _{OH(AC)}	[V _{OH(AC)} - V _{OL(AC)}] / DeltaTRse			
Single-ended output slew rate for falling edge	V _{OH(AC)}	V _{OL(AC)}	[V _{OH(AC)} - V _{OL(AC)}] / DeltaTFse			
NOTE: Output slew rate is verified by design and characterization, and may not be subject to production test.						




Figure 95 — Single Ended Output Slew Rate Definition

Table 34 —	Output Slew	Rate	(single-ended)
------------	-------------	------	----------------

		DDR3-800		DDR3-1066		DDR3-1333		DDR3-1600		Units
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Single-ended Output Slew Rate	SRQse	2.5	5	2.5	5	2.5	5	TBD	5	V/ns
Description: SR: Slew Rate Q: Query Output (like in DQ, which stands for Data-in, Query-Output) se: Single-ended Signals For Ron = RZQ/7 setting										

9.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 35 and Figure 96.

Description	Meas	sured	Defined by				
Description	from	to	Defined by				
Differential output slew rate for rising edge	V _{OLdiff(AC)}	V _{OHdiff(AC)}	$[V_{OHdiff(AC)} - V_{OLdiff(AC)}] / DeltaTRdiff$				
Differential output slew rate for falling edge	V _{OHdiff(AC)}	V _{OLdiff(AC)}	$[V_{OHdiff(AC)} - V_{OLdiff(AC)}] / DeltaTFdiff$				
NOTE: Output slew rate is verified by design and characterization, and may not be subject to production test.							




Figure 96 — Differential Output Slew Rate Definition

		DDR	3-800	DDR	3-1066	DDR.	3-1333	DDR	8-1600	Units
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Differential Output Slew Rate	SRQdiff	5	10	5	10	5	10	TBD	10	V/ns
Description: SR: Slew Rate Q: Query Output (like in DQ, which stands fo diff: Differential Signals For Ron = RZQ/7 setting	r Data-in, Qu	iery-Outp	out)							

9.5 Reference Load for AC Timing and Output Slew Rate

Figure 97 represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 97 — Reference Load for AC Timing and Output Slew Rate

9.6 Overshoot and Undershoot Specifications

9.6.1 Address and Control Overshoot and Undershoot Specifications

Table 37 — AC Overshoot/Undershoot Specification for Address and Control Pins

	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Units	
Maximum peak amplitude allowed for overshoot area. (See Figure 98)	0.4	0.4	0.4	0.4	V	
Maximum peak amplitude allowed for undershoot area. (See Figure 98)	0.4	0.4	0.4	0.4	V	
Maximum overshoot area above VDD (See Figure 98)	0.67	0.5	0.4	0.33	V-ns	
Maximum undershoot area below VSS (See Figure 98)	0.67	0.5	0.4	0.33	V-ns	
(A0-A15, BA0-BA3, CS#, RAS#, CAS#, WE#, CKE, ODT)						




Figure 98 — Address and Control Overshoot and Undershoot Definition

9 AC and DC Output Measurement Levels (Cont'd)9.6 Overshoot and Undershoot Specifications (Cont'd)

9.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

Table 38 — AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask

	DDR3- 800	DDR3- 1066	DDR3- 1333	DDR3- 1600	Units		
Maximum peak amplitude allowed for overshoot area. (See Figure 99)	0.4	0.4	0.4	0.4	V		
Maximum peak amplitude allowed for undershoot area. (See Figure 99)	0.4	0.4	0.4	0.4	V		
Maximum overshoot area above VDDQ (See Figure 99)	0.25	0.19	0.15	0.13	V-ns		
Maximum undershoot area below VSSQ (See Figure 99)	0.25	0.19	0.15	0.13	V-ns		
(CK, CK#, DQ, DQS, DQS#, DM)							




Figure 99 — Clock, Data, Strobe and Mask Overshoot and Undershoot Definition


9.7 34 ohm Output Driver DC Electrical Characteristics

A functional representation of the output buffer is shown in Figure 100. Output driver impedance *RON* is defined by the value of the external reference resistor RZQ as follows:

 $RON_{34} = R_{ZQ} / 7$ (nominal 34.3 $\Omega \pm 10\%$ with nominal $R_{ZQ} = 240 \Omega$)

The individual pull-up and pull-down resistors (RON_{Pu} and RON_{Pd}) are defined as follows:

$$RON_{Pu} = \frac{V_{DDQ} - V_{Out}}{|I_{Out}|} \quad \text{under the condition that } RON_{Pd} \text{ is turned off}$$
(1)






Figure 100 — Output Driver: Definition of Voltages and Currents

9 AC and DC Output Measurement Levels (Cont'd)9.7 34 ohm Output Driver DC Electrical Characteristics (Cont'd)

<i>RON</i> _{Nom}	Resistor	V _{Out}	min	nom	max	Unit	Notes
34 Ω	RON _{34Pd}	$V_{\rm OLdc}$ = 0.2 × $V_{\rm DDQ}$	0.6	1.0	1.1	<i>R</i> _{ZQ} /7	1, 2, 3
		$V_{\rm OMdc}$ = 0.5 × $V_{\rm DDQ}$	0.9	1.0	1.1	$R_{\rm ZQ}/7$	1, 2, 3
		V_{OHdc} = 0.8 × V_{DDQ}	0.9	1.0	1.4	$R_{\rm ZQ}/7$	1, 2, 3
	RON _{34Pu}	V_{OLdc} = 0.2 × V_{DDQ}	0.9	1.0	1.4	$R_{\rm ZQ}/7$	1, 2, 3
		V_{OMdc} = 0.5 × V_{DDQ}	0.9	1.0	1.1	$R_{\rm ZQ}/7$	1, 2, 3
		V_{OHdc} = 0.8 × V_{DDQ}	0.6	1.0	1.1	$R_{\rm ZQ}/7$	1, 2, 3
40Ω	RON _{40Pd}	V_{OLdc} = 0.2 × V_{DDQ}	0.6	1.0	1.1	R _{ZQ} /6	1, 2, 3
		V_{OMdc} = 0.5 × V_{DDQ}	0.9	1.0	1.1	R _{ZQ} /6	1, 2, 3
		V_{OHdc} = 0.8 × V_{DDQ}	0.9	1.0	1.4	R _{ZQ} /6	1, 2, 3
	RON _{40Pu}	V_{OLdc} = 0.2 × V_{DDQ}	0.9	1.0	1.4	R _{ZQ} /6	1, 2, 3
		V_{OMdc} = 0.5 × V_{DDQ}	0.9	1.0	1.1	R _{ZQ} /6	1, 2, 3
		V_{OHdc} = 0.8 × V_{DDQ}	0.6	1.0	1.1	R _{ZQ} /6	1, 2, 3
$\begin{array}{c} {\rm Mismatch\ between\ pull-u}\\ {\cal M}{\cal M}_{\rm PuPd} \end{array}$	ip and pull-down,	$V_{ m OMdc}$ 0.5 × $V_{ m DDQ}$	-10		+10	%	1, 2, 4

Table 39 — Output Driver DC Electrical Characteristics, assuming $R_{ZQ} = 240 \Omega$; entire operating
temperature range; after proper ZQ calibration

- NOTE 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- NOTE 2. The tolerance limits are specified under the condition that $V_{\text{DDQ}} = V_{\text{DD}}$ and that $V_{\text{SSQ}} = V_{\text{SS}}$.
- NOTE 3. Pull-down and pull-up output driver impedances are recommended to be calibrated at $0.5 \times V_{DDQ}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at $0.2 \times V_{DDQ}$ and $0.8 \times V_{DDQ}$.
- NOTE 4. Measurement definition for mismatch between pull-up and pull-down, MM_{PuPd} : Measure RON_{Pu} and RON_{Pd} , both at 0.5 * V_{DDQ} :

$$MM_{PuPd} = \frac{RON_{Pu} - RON_{Pd}}{RON_{Nom}} x100$$

9.7.1 Output Driver Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table 40 and Table 41.

 $\Delta T = T - T(@calibration); \Delta V = VDDQ - VDDQ(@calibration); VDD = VDDQ$

NOTE: dR_{ON}dT and dR_{ON}dV are not subject to production test but are verified by design and characterization.

9.7 34 ohm Output Driver DC Electrical Characteristics (Cont'd) 9.7.1 Output Driver Temperature and Voltage sensitivity (Cont'd)

Table 40 — Output Driver Sensitivity Definition

	min	max	unit
RONPU@ V _{OHdc}	$0.6 - dR_{ON}dTH^* DT - dR_{ON}dVH^* DV $	$1.1 + dR_{ON}dTH* DT + dR_{ON}dVH* DV $	RZQ/7
RON@ V _{OMdc}	$0.9 - dR_{ON}dTM* DT - dR_{ON}dVM* DV $	$1.1 + dR_{ON}dTM* DT + dR_{ON}dVM* DV $	RZQ/7
RONPD@ V _{OLdc}	0.6 - $dR_{ON}dTL^* DT $ - $dR_{ON}dVL^* DV $	$1.1 + dR_{ON}dTL* DT + dR_{ON}dVL* DV $	RZQ/7

Table 41 — Output Driver Voltage and Temperature Sensitivity

Speed Bin	800/1066/1333		16		
	min	max	min	max	unit
dR _{ON} dTM	0	1.5	0	1.5	%/ ^o C
dR _{ON} dVM	0	0.15	0	0.13	%/mV
dR _{ON} dTL	0	1.5	0	1.5	%/ ^o C
dR _{ON} dVL	0	0.15	0	0.13	%/mV
dR _{ON} dTH	0	1.5	0	1.5	%/ºC
dR _{ON} dVH	0	0.15	0	0.13	%/mV

These parameters may not be subject to production test. They are verified by design and characterization.

9 AC and DC Output Measurement Levels (Cont'd)

9.8 On-Die Termination (ODT) Levels and I-V Characteristics

9.8.1 On-Die Termination (ODT) Levels and I-V Characteristics

On-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of the MR1 Register.

ODT is applied to the DQ, DM, DQS/DQS# and TDQS/TDQS# (x8 devices only) pins.

A functional representation of the on-die termination is shown in Figure 101. The individual pull-up and pull-down resistors (RTT_{Pu} and RTT_{Pd}) are defined as follows:

$$RTT_{Pu} = \frac{V_{DDQ} - V_{Out}}{|I_{Out}|}$$
 under the condition that RTT_{Pd} is turned off (3)

(4)

$$RTT_{Pd} = \frac{V_{Out}}{|I_{Out}|}$$
 under the condition that RTT_{Pu} is turned off




Figure 101 — On-Die Termination: Definition of Voltages and Currents

9 AC and DC Output Measurement Levels (Cont'd)9.8 On-Die Termination (ODT) Levels and I-V Characteristics (Cont'd)

9.8.2 ODT DC Electrical Characteristics

Table 42 provides an overview of the ODT DC electrical characteristics. The values for $RTT_{60Pd120}$, $RTT_{60Pu120}$, $RTT_{120Pd240}$, $RTT_{120Pu240}$, RTT_{40Pd80} , RTT_{40Pu80} , RTT_{30Pd60} , RTT_{30Pu60} , RTT_{20Pd40} , RTT_{20Pu40} are not specification requirements, but can be used as design guide lines:

Table 42 — ODT DC Electrical Characteristics, assuming $R_{ZQ} = 240 \Omega + -1\%$ entire operating
temperature range; after proper ZQ calibration

	DAT							
MR1 A9, A6, A2	RTT	Resistor	V _{Out}	min	nom	max	Unit	Notes
0, 1, 0	120 Ω	<i>RTT</i> _{120Pd240}	$\frac{V_{\rm OLdc}}{0.2 \times V_{\rm DDQ}}$	0.6	1.00	1.1	R _{ZQ}	1, 2, 3, 4,
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R _{ZQ}	1, 2, 3, 4,
			V_{OHdc} 0.8 × V_{DDQ}	0.9	1.00	1.4	R _{ZQ}	1, 2, 3, 4,
		<i>RTT</i> _{120Pu240}	V_{OLdc} 0.2 × V_{DDQ}	0.9	1.00	1.4	R _{ZQ}	1, 2, 3, 4,
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R _{ZQ}	1, 2, 3, 4,
			$\frac{V_{\rm OHdc}}{0.8 \times V_{\rm DDQ}}$	0.6	1.00	1.1	R _{ZQ}	1, 2, 3, 4,
		<i>RTT</i> ₁₂₀	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	$R_{ZQ}/2$	1, 2, 5,
0, 0, 1	60 Ω	<i>RTT</i> _{60Pd120}	V_{OLdc} $0.2 \times V_{\text{DDQ}}$	0.6	1.00	1.1	<i>R</i> _{ZQ} /2	1, 2, 3, 4,
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{ZQ}/2$	1, 2, 3, 4,
			V_{OHdc} 0.8 × V_{DDQ}	0.9	1.00	1.4	$R_{\rm ZQ}/2$	1, 2, 3, 4,
		RTT _{60Pu120}	$\frac{V_{\rm OLdc}}{0.2 \times V_{\rm DDQ}}$	0.9	1.00	1.4	<i>R</i> _{ZQ} /2	1, 2, 3, 4,
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	<i>R</i> _{ZQ} /2	1, 2, 3, 4,
			V_{OHdc} 0.8 × V_{DDQ}	0.6	1.00	1.1	$R_{ZQ}/2$	1, 2, 3, 4,
		RTT ₆₀	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	<i>R</i> _{ZQ} /4	1, 2, 5,

9.8 On-Die Termination (ODT) Levels and I-V Characteristics (Cont'd) 9.8.2 ODT DC Electrical Characteristics (Cont'd)

	-		iter proper ZQ ca					
MR1 A9, A6, A2	RTT	Resistor	V _{Out}	min	nom	max	Unit	Notes
0, 1, 1	40 Ω	RTT _{40Pd80}	$\frac{V_{\rm OLdc}}{0.2 \times V_{\rm DDQ}}$	0.6	1.00	1.1	$R_{\rm ZQ/3}$	1, 2, 3, 4,
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{\rm ZQ/3}$	1, 2, 3, 4,
			$\frac{V_{\rm OHdc}}{0.8 \times V_{\rm DDQ}}$	0.9	1.00	1.4	R _{ZQ/3}	1, 2, 3, 4,
		RTT _{40Pu80}	V_{OLdc} $0.2 \times V_{DDQ}$	0.9	1.00	1.4	$R_{\rm ZQ/3}$	1, 2, 3, 4,
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{\rm ZQ/3}$	1, 2, 3, 4,
			$V_{\rm OHdc} \\ 0.8 \times V_{\rm DDQ}$	0.6	1.00	1.1	R _{ZQ/3}	1, 2, 3, 4,
		RTT ₄₀	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	<i>R</i> _{ZQ} /6	1, 2, 5,
1, 0, 1	30 Ω	RTT _{30Pd60}	$V_{OLdc} \\ 0.2 \times V_{DDQ}$	0.6	1.00	1.1	R _{ZQ/4}	1, 2, 3, 4,
			$0.5 \times V_{\text{DDQ}}$	0.9	1.00	1.1	$R_{\rm ZO/4}$	1, 2, 3, 4,
			V_{OHdc} 0.8 × V_{DDQ}	0.9	1.00	1.4	R _{ZQ/4}	1, 2, 3, 4,
		RTT _{30Pu60}	$\frac{V_{\text{OLdc}}}{0.2 \times V_{\text{DDQ}}}$	0.9	1.00	1.4	$R_{\rm ZQ/4}$	1, 2, 3, 4,
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{\rm ZQ/4}$	1, 2, 3, 4,
			$V_{ m OHdc}$ $0.8 \times V_{ m DDQ}$	0.6	1.00	1.1	$R_{\rm ZQ/4}$	1, 2, 3, 4,
		<i>RTT</i> ₃₀	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	<i>R</i> _{ZQ} /8	1, 2, 5,
1, 0, 0	20 Ω	RTT _{20Pd40}	$V_{OLdc} \\ 0.2 \times V_{DDQ}$	0.6	1.00	1.1	R _{ZQ/6}	1, 2, 3, 4,
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	$R_{\rm ZQ/6}$	1, 2, 3, 4,
			$\frac{V_{\rm OHdc}}{0.8 \times V_{\rm DDQ}}$	0.9	1.00	1.4	$R_{\rm ZQ/6}$	1, 2, 3, 4,
		RTT _{20Pu40}	$V_{\text{OLdc}} \\ 0.2 \times V_{\text{DDQ}}$	0.9	1.00	1.4	$R_{\rm ZQ/6}$	1, 2, 3, 4,
			$0.5 \times V_{\rm DDQ}$	0.9	1.00	1.1	R _{ZQ/6}	1, 2, 3, 4,
			V_{OHdc} 0.8 × V_{DDQ}	0.6	1.00	1.1	$R_{\rm ZQ/6}$	1, 2, 3, 4,
		RTT ₂₀	$V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$	0.9	1.00	1.6	<i>R</i> _{ZQ} /12	1, 2, 5,
Γ	Deviation of $V_{\rm N}$	w.r.t. $V_{\text{DDQ}}/2$, DV_{N}		-5		+5	%	1, 2, 5, 6,

Table 42 — ODT DC Electrical Characteristics, assuming $R_{ZQ} = 240 \ \Omega + -1\%$ entire operating temperature range; after proper ZQ calibration (Cont'd)

- NOTE 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- NOTE 2. The tolerance limits are specified under the condition that $V_{\text{DDQ}} = V_{\text{DD}}$ and that $V_{\text{SSQ}} = V_{\text{SS}}$.
- NOTE 3. Pull-down and pull-up ODT resistors are recommended to be calibrated at $0.5 \times V_{DDQ}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at $0.2 \times V_{DDQ}$ and $0.8 \times V_{DDQ}$.
- NOTE 4. Not a specification requirement, but a design guide line.

9.8 On-Die Termination (ODT) Levels and I-V Characteristics (Cont'd) 9.8.2 ODT DC Electrical Characteristics (Cont'd)

NOTE 5. Measurement definition for *RTT*:

Apply $V_{IH(ac)}$ to pin under test and measure current $I(V_{IH(ac)})$, then apply $V_{IL(ac)}$ to pin under test and measure current $I(V_{IL(ac)})$ respectively.

$$RTT = \frac{VIH(ac) - VIL(ac)}{I(VIH(ac)) - I(VIL(ac))}$$

NOTE 6. Measurement definition for V_M and DV_M : Measure voltage (V_M) at test pin (midpoint) with no load:

$$\Delta V_{M} = \left(\frac{2 \times V_{M}}{V_{DDQ}} - 1\right) \times 100$$

9 AC and DC Output Measurement Levels (Cont'd)9.8 On-Die Termination (ODT) Levels and I-V Characteristics (Cont'd)

9.8.3 ODT Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table 43 and Table 44.

DT = T - T(@calibration); DV= VDDQ - VDDQ(@calibration); VDD = VDDQ

Table 43 — ODT Sensitivity Definition

	min	max	unit
RTT	0.9 - $dR_{TT}dT^* \Delta T $ - $dR_{TT}dV^* \Delta V $	$1.6 + dR_{TT}dT^* \Delta T + dR_{TT}dV^* \Delta V $	RZQ/2,4,6,8,12

Table 44 — ODT Voltage and Temperature Sensitivity

	min	max	unit
dR _{TT} dT	0	1.5	%/°C
dR _{TT} dV	0	0.15	%/mV

These parameters may not be subject to production test. They are verified by design and characterization

9.9 ODT Timing Definitions

9.9.1 Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in Figure 102.




Figure 102: ODT Timing Reference Load

9 AC and DC Output Measurement Levels (Cont'd) 9.9 ODT Timing Definitions (Cont'd)

9.9.2 ODT Timing Definitions

Definitions for t_{AON} , t_{AONPD} , t_{AOFP} , t_{AOFPD} and t_{ADC} are provided in Table 45 and subsequent figures. Measurement reference settings are provided in Table 46.

Symbol	Begin Point Definition	End Point Definition	Figure									
t _{AON}	Rising edge of CK - CK# defined by the end point of ODTLon	Extrapolated point at VSSQ	Figure 103									
t _{AONPD}	Rising edge of CK - CK# with ODT being first registered high	Extrapolated point at VSSQ	Figure 104									
t _{AOF}	Rising edge of CK - CK#defined by the end point of ODTLoff	End point: Extrapolated point at VRTT_Nom	Figure 105									
t _{AOFPD}	Rising edge of CK - CK# with ODT being first registered low	End point: Extrapolated point at VRTT_Nom	Figure 106									
t _{ADC}	Rising edge of CK - CK# defined by the end point of ODTLcnw, ODTLcwn4 or ODTLcwn8	End point: Extrapolated point at VRTT_Wr and VRTT_Nom respectively	Figure 107									

Table 45 — ODT Timing Definitions

Table 46 — Reference Settings for ODT Timing Measurements

Measured Parameter	RTT_Nom Setting	RTT_Wr Setting	$V_{\rm SW1}$ [V]	$V_{\rm SW2}$ [V]	Note
<i>t</i> _{AON}	<i>R</i> _{ZQ} /4	NA	0.05	0.10	
	<i>R</i> _{ZQ} /12	NA	0.10	0.20	
t _{AONPD}	$R_{\rm ZQ}$ /4	NA	0.05	0.10	
	<i>R</i> _{ZQ} /12	NA	0.10	0.20	
t _{AOF}	$R_{\rm ZQ}/4$	NA	0.05	0.10	
	<i>R</i> _{ZQ} /12	NA	0.10	0.20	
t _{AOFPD}	<i>R</i> _{ZQ} /4	NA	0.05	0.10	
	<i>R</i> _{ZQ} /12	NA	0.10	0.20	
t _{ADC}	<i>R</i> _{ZQ} /12	$R_{ZQ}/2$	0.20	0.30	

9.9 ODT Timing Definitions (Cont'd) 9.9.2 ODT Timing Definitions (Cont'd)






Figure 103 — Definition of *t*_{AON}





9.9 ODT Timing Definitions (Cont'd) 9.9.2 ODT Timing Definitions (Cont'd)




Figure 105 — Definition of t_{AOF}




Figure 106 — Definition of *t*_{AOFPD}

9.9 ODT Timing Definitions (Cont'd) 9.9.2 ODT Timing Definitions (Cont'd)




Figure 107 — Definition of t_{ADC}

10 IDD and IDDQ Specification Parameters and Test Conditions

10.1 IDD and IDDQ Measurement Conditions

In this chapter, IDD and IDDQ measurement conditions such as test load and patterns are defined. Figure 108 shows the setup and test load for IDD and IDDQ measurements.

- **IDD currents** (such as IDD0, IDD1, IDD2N, IDD2NT, IDD2P0, IDD2P1, IDD2Q, IDD3N, IDD3P, IDD4R, IDD4W, IDD5B, IDD6, IDD6ET, IDD6TC and IDD7) are measured as time-averaged currents with all VDD balls of the DDR3 SDRAM under test tied together. Any IDDQ current is not included in IDD currents.
- **IDDQ currents** (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR3 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR3 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 109. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN <= VILAC(max).
- "1" and "HIGH" is defined as VIN >= VIHAC(min).
- "MID-LEVEL" is defined as inputs are VREF = VDD / 2.
- Timings used for IDD and IDDQ Measurement-Loop Patterns are provided in Table 47 on page 141.
- Basic IDD and IDDQ Measurement Conditions are described in Table 48 on page 141.
- Detailed IDD and IDDQ Measurement-Loop Patterns are described in Table 49 on page 144 through Table 56 on page 149.
- IDD Measurements are done after properly initializing the DDR3 SDRAM. This includes but is not limited to setting

RON = RZQ/7 (34 Ohm in MR1); Qoff = 0_B (Output Buffer enabled in MR1); RTT_Nom = RZQ/6 (40 Ohm in MR1); RTT_Wr = RZQ/2 (120 Ohm in MR2); TDQS Feature disabled in MR1

- Attention: The IDD and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define D = {CS#, RAS#, CAS#, WE# } := {HIGH, LOW, LOW, LOW}
- Define D# = {CS#, RAS#, CAS#, WE# } := {HIGH, HIGH, HIGH, HIGH}




Figure 108 — Measurement Setup and Test Load for IDD and IDDQ (optional) Measurements




Figure 109 — Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.

									-	-			•		
C	Symbol		3-800	DI	DR3-1 0	66		DD	R3-133	3		DI	DR3-1600		Unit
Sym	DOI	5-5-5	6-6-6	6-6-6	7-7-7	8-8-8	7-7-7	8-8-8	9-9-9	10-10-10	8-8-8	9-9-9	10-10-10	11-11-11	Unit
tCl	K	2	.5		1.875				1.5				1.25		ns
CI	L	5	6	6	7	8	7	8	9	10	8	9	10	11	nCK
nRC	CD	5	6	6	7	8	7	8	9	10	8	9	10	11	nCK
nR	С	20	21	26	27	28	31	32	33	34	36	37	38	39	nCK
nRAS		15		20			24			28				nCK	
nR	Р	5	6	6	7	8	7	8	9	10	8 9 10		10	11	nCK
nFAW	x4/x8	1	6	20			20				24				nCK
	x16	2	0		27			30			32				nCK
nRRD	x4/x8	4	4		4		4					nCK			
	x16	4	4		6		5						nCK		
nRFC 5	12 Mb	3	6		48				60					nCK	
nRFC	1 Gb	4	4		59		74			88				nCK	
nRFC	2 Gb	6	4		86			107						nCK	
nRFC	4 Gb	12	20		160		200			240				nCK	
nRFC	8 Gb	14	40		187				234				280		nCK

Table 47 — Timings used for IDD and IDDQ Measurement-Loop Patterns

Table 48 — Basic IDD and IDDQ Measurement Conditions

Symbol	Description
IDD0	Operating One Bank Active-Precharge Current CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS# : High between ACT and PRE; Command, Address, Bank Address Inputs: partially toggling according to Table 49 on page 144; Data IO: MID-LEVEL; DM :stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 49 on page 144); Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 49 on page 144
IDD1	Operating One Bank Active-Read-Precharge Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL : see Table 47 on page 141; BL: 8 ^(1,7) ; AL: 0; CS# : High between ACT, RD and PRE; Command, Address, Bank Address Inputs, Data IO: partially toggling according to Table 50 on page 145; DM :stable at 0; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 50 on page 145); Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 50 on page 145
IDD2N	Precharge Standby Current CKE: High; External clock: On; tCK, CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 51 on page 146; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 51 on page 146
IDD2NT	Precharge Standby ODT Current CKE: High; External clock: On; tCK, CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 52 on page 146; Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: toggling according to Table 52 on page 146; Pattern Details: see Table 52 on page 146
IDDQ2NT (optional)	Precharge Standby ODT IDDQ Current Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current

Table 48 — Basic IDD and IDDQ Measurement Conditions

Symbol	Description
	*
IDD2P0	Precharge Power-Down Current Slow Exit CKE: Low; External clock: On; tCK, CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0; Pecharge Power Down Mode: Slow Exit ⁽³⁾
IDD2P1	Precharge Power-Down Current Fast Exit CKE: Low; External clock: On; tCK, CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0; Pecharge Power Down Mode: Fast Exit ⁽³⁾
IDD2Q	Precharge Quiet Standby Current CKE: High; External clock: On; tCK, CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL; DM:stable at 0;Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0
IDD3N	Active Standby Current CKE: High; External clock: On; tCK, CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#: stable at 1; Command, Address, Bank Address Inputs: partially toggling according to Table 51 on page 146; Data IO: MID-LEVEL; DM:stable at 0;Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 51 on page 146
IDD3P	Active Power-Down Current CKE: Low; External clock: On; tCK, CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#: stable at 1; Command, Address, Bank Address Inputs: stable at 0; Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0
IDD4R	Operating Burst Read Current CKE: High; External clock: On; tCK, CL : see Table 47 on page 141; BL : 8 ^(1,7) ; AL : 0; CS# : High between RD; Command, Address, Bank Address Inputs: partially toggling according to Table 53 on page 147; Data IO : seamless read data burst with different data between one burst and the next one according to Table 53 on page 147; DM :stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2, (see Table 53 on page 147); Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 53 on page 147
IDDQ4R (optional)	Operating Burst Read IDDQ Current Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
IDD4W	Operating Burst Write Current CKE: High; External clock: On; tCK, CL : see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS# : High between WR; Command, Address, Bank Address Inputs: partially toggling according to Table 54 on page 147; Data IO: seamless write data burst with different data between one burst and the next one according to Table 54 on page 147; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, (see Table 54 on page 147); Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at <u>HIGH</u> ; Pattern Details: see Table 54 on page 147
IDD5B	Burst Refresh Current CKE: High; External clock: On; tCK, CL, nRFC: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#: High between REF; Command, Address, Bank Address Inputs: partially toggling according to Table 55 on page 148; Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: REF command every nRFC (see Table 55 on page 148); Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 55 on page 148
IDD6	Self Refresh Current: Normal Temperature Range T_{CASE} : 0 - 85°C; Auto Self-Refresh (ASR): Disabled ⁽⁴⁾ ; Self-Refresh Temperature Range (SRT): Normal ⁽⁵⁾ ; CKE: Low; External clock: Off; CK and CK#: LOW; CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#, Command, Address, Bank Address, Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: MID-LEVEL

	Table 40 — Basic IDD and IDDQ Measurement Conditions
Symbol	Description
IDD6ET	Self-Refresh Current: Extended Temperature Range (optional) ⁽⁶⁾ <i>T</i> _{CASE} : 0 - 95°C; Auto Self-Refresh (ASR): Disabled ⁽⁴⁾ ; Self-Refresh Temperature Range (SRT): Extended ⁽⁵⁾ ; CKE: Low; External clock: Off; CK and CK#: LOW; CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#, Command, Address, Bank Address, Data IO: MID-LEVEL;DM:stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: MID-LEVEL
IDD6TC	Auto Self-Refresh Current (optional) ⁽⁶⁾ T_{CASE} : 0 - 95°C; Auto Self-Refresh (ASR): Enabled ⁽⁴⁾ ; Self-Refresh Temperature Range (SRT): Normal ⁽⁵⁾ ; CKE: Low; External clock: Off; CK and CK#: LOW; CL: see Table 47 on page 141; BL: 8 ⁽¹⁾ ; AL: 0; CS#, Command, Address, Bank Address, Data IO: MID-LEVEL; DM:stable at 0; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ⁽²⁾ ; ODT Signal: MID- LEVEL
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL : see Table 47 on page 141; BL : 8 ^(1,7) ; AL : CL-1; CS# : High between ACT and RDA; Command, Address, Bank Address Inputs : partially toggling according to Table 56 on page 149; Data IO : read data bursts with different data between one burst and the next one according to Table 56 on page 149; DM :stable at 0; Bank Activity : two times interleaved cycling through banks (0, 1,7) with different addressing, see Table 56 on page 149; Output Buffer and RTT : Enabled in Mode Registers ⁽²⁾ ; ODT Signal: stable at 0; Pattern Details : see Table 56 on page 149
NOT	E 1. Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
NOTI	E 2. Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable: set MR2 A[10,9] = 10B
NOTI	E 3. Pecharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit
NOT	E 4. Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
NOT	E 5. Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range
NOT	E 6. Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or require- ments are supported by DDR3 SDRAM device
NOT	E 7. Read Burst Type: Nibble Sequential, set MR0 A[3] = 0B

Table 48 — Basic IDD and IDDQ Measurement Conditions

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1, 2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3, 4	D#, D#	1	1	1	1	0	0	00	0	0	0	0	-
			repeat pattern 14 until nRAS - 1, truncate if necessary											sary		
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
			•••			repe	at pa	tterr	14 ur	ntil nRC	- 1,	trun	cate	if ne	cess	ary
			1*nRC + 0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC + 1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
ng	Static High		1*nRC + 3, 4	D#, D#	1	1	1	1	0	0	00	0	0	F	0	-
toggling	ic F			repeat pattern nRC + 1,,4 until 1*nRC + nRAS - 1, truncate if neces							e if necessary					
to	Stat		1*nRC + nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
			•••		re	peat	nRC	2 + 1	,,4 un	til 2*nR	С -	l, tru	incat	e if 1	nece	ssary
		1	2*nRC				repe	eat S	ub-Loop	o 0, use	BA[2:0]	= 1 i	inste	ad	
		2	4*nRC				repe	eat S	ub-Loop	o 0, use	BA[2:0]	= 2	inste	ad	
		3	6*nRC				repe	eat S	ub-Loop	o 0, use	BA[2:0]	= 3	inste	ad	
		4	8*nRC				repe	eat S	ub-Loop	o 0, use	BA[2:0]	= 4	inste	ad	
		5	10*nRC				repe	eat S	ub-Loop	o 0, use	BA[2:0]	= 5	inste	ad	
		6	12*nRC				repe	eat S	ub-Loop	o 0, use	BA[2:0]	= 6	inste	ad	
		7	14*nRC				repe	eat S	ub-Loop	o 0, use	BA[2:0]	= 7 i	inste	ad	

 Table 49 — IDD0 Measurement-Loop Pattern¹

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are MID-LEVEL.

2.DQ signals are MID-LEVEL.

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
\cup		v	0	-	0	0	1	1	0		~ 00	0	0	0	0	Data
		0	*	ACT	-	0	1 0	1	0	0		0	-	0	-	-
			1,2	D, D	1	0	0	0	0	0		-	0	-	0	-
			3,4	D#, D#	1	1	1	1	0	0	00	0	0	0	0	-
				repeat pat	1	14		1	i	1					-	
			nRCD	RD	0	1	0	1	0	0	00		0	0	0	0000000
				repeat pat	tern		unti	nR.	1	1			ary		1	
			nRAS	PRE	0	0	1	0	0	0	00		0	0	0	-
				repeat pat	tern	14	unti	l nR	C - 1, tri	uncate if	fnec	essa	ry			
			1*nRC + 0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
			1*nRC + 1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
1g	High		1*nRC + 3, 4	D#, D#	1	1	1	1	0	0	00	0	0	F	0	-
toggling	ic H			repeat pat	tern	nRC	+ 1,	, 4	until nF	RC + nR	CD	- 1, t	runc	ate i	f nec	eessary
ţoĵ	Static		1*nRC + nRCD	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
				repeat pat	tern	nRC	+ 1,	, 4	until nF	RC +nR	AS -	1, tr	unca	te if	nece	essary
			1*nRC + nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
				repeat pat	tern	nRC	+ 1,	, 4	until 2	* nRC -	1, tr	unca	te if	nece	essar	у
		1	2*nRC	repeat Sul	o-Lo	op 0,	use	BA	[2:0] = 1	l instead	l					
		2	4*nRC	repeat Sul	o-Lo	op 0,	use	BA	[2:0] = 2	2 instead	l					
		3	6*nRC	repeat Sul		-										
		4	8*nRC	repeat Sul												
		5	10*nRC	repeat Sul		<u> </u>										
		6	12*nRC	repeat Sub		-										
		7	14*nRC	repeat Sub		<u> </u>			-							
NOT		'		repeat But		ср <i>0</i> ,	450			motout	•					

Table 50 — IDD1 Measurement-Loop Pattern¹

NOTE:

1. DM must be driven LOW all the time. DQS, DQS# are used according to RD Commands, otherwise MID-LEVEL.

2. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

Sub-Loop Command CK, CK# Cycle Number **BA[2:0]** A[15:11] A[9:7] A[6:3] A[2:0] CKE RAS# CAS# A[10] WE# ODT CS# Data² D 0 0 0 0 0 1 0 0 0 0 0 0 0 1 D 1 0 0 0 0 0 0 0 0 0 0 2 D# 1 1 F 0 1 1 0 0 0 0 0 3 D# 1 1 1 0 0 0 0 F 0 1 0 Static High 4-7 toggling repeat Sub-Loop 0, use **BA**[2:0] = 1 instead 1 2 8-11 repeat Sub-Loop 0, use **BA**[2:0] = 2 instead 3 12-15 repeat Sub-Loop 0, use BA[2:0] = 3 instead repeat Sub-Loop 0, use **BA**[2:0] = 4 instead 4 16-19 5 20-23 repeat Sub-Loop 0, use **BA**[2:0] = 5 instead repeat Sub-Loop 0, use **BA**[2:0] = 6 instead 24-27 6 7 repeat Sub-Loop 0, use **BA**[2:0] = 7 instead 28-31

Table 51 — IDD2N and IDD3N Measurement-Loop Pattern¹

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are MID-LEVEL.

2.DQ signals are MID-LEVEL.

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BAI2:01	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
		0	0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D#	1	1	1	1	0	0	0	0	0	F	0	-
			3	D#	1	1	1	1	0	0	0	0	0	F	0	-
1g	ligh	1	4-7	repeat Sub	-Lo	op 0,	but	OD	$\Gamma = 0$ and	d BA	2:0] =	= 1				
toggling	ic Hi	2	8-11	repeat Sub	-Lo	op 0,	but	OD	$\Gamma = 1$ and	d BA	2:0] =	= 2				
toį	Static	3	12-15	repeat Sub	-Lo	op 0,	but	OD	$\Gamma = 1$ and	d BA	2:0] =	= 3				
		4	16-19	repeat Sub	-Lo	op 0,	but	OD	$\Gamma = 0$ and	d BA	2:0] =	= 4				
		5	20-23	repeat Sub	-Lo	op 0,	but	OD	$\Gamma = 0$ and	d BA	2:0] =	= 5				
		6	24-27	repeat Sub	-Lo	op 0,	but	OD	$\Gamma = 1$ and	d BA	2:0] =	= 6				
		7	28-31	repeat Sub	-Lo	op 0,	but	OD	$\Gamma = 1$ and	d BA	2:0] =	= 7				

Table 52 — IDD2NT and IDDQ2N	Г Measurement-Loop Pattern ¹
------------------------------	---

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are MID-LEVEL.

2.DQ signals are MID-LEVEL.

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
		0	0	RD	0	1	0	1	0	0	00	0	0	0	0	0000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2, 3	D#,D#	1	1	1	1	0	0	00	0	0	0	0	-
			4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	00	0	0	F	0	-
ng	High		6, 7	D#,D#	1	1	1	1	0	0	00	0	0	F	0	-
toggling	ic F	1	8-15	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 1							
to	Static	2	16-23	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 2							
		3	24-31	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 3							
		4	32-39	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 4							
		5	40-47	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 5							
		6	48-55	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 6							
		7	56-63	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 7							

Table 53 — IDD4R and IDDQ4R Measurement-Loop Pattern¹

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are used according to RD Commands, otherwise MID-LEVEL. 2.Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
		0	0	WR	0	1	0	0	1	0	00	0	0	0	0	0000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2, 3	D#,D#	1	1	1	1	1	0	00	0	0	0	0	-
			4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	00	0	0	F	0	-
gu	High		6, 7	D#,D#	1	1	1	1	1	0	00	0	0	F	0	-
toggling	ic H	1	8-15	repeat Sub	-Loc	op 0,	but l	BA[ź	2:0] = 1							
to	Static	2	16-23	repeat Sub	-Loc	op 0,	but l	BA[ź	2:0] = 2							
		3	24-31	repeat Sub	-Loc	op 0,	but l	BA[ź	2:0] = 3							
		4	32-39	repeat Sub	-Loc	op 0,	but l	BA[ź	2:0] = 4							
		5	40-47	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 5							
		6	48-55	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 6							
		7	56-63	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 7							

Table 54 — IDD4W Measurement-Loop Pattern¹

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are used according to WR Commands, otherwise MID-LEVEL. 2.Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data ²
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
		1	1, 2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3, 4	D#, D#	1	1	1	1	0	0	00	0	0	F	0	-
			58					repe	eat cycle	s 14,	but E	BA[2	:0] =	= 1		
gu	High		912					repe	eat cycle	s 14,	but E	BA[2	:0] =	= 2		
toggling	ic H		1316					repe	eat cycle	s 14,	but E	BA[2	:0] =	= 3		
to	Static		1720					repe	eat cycle	s 14,	but E	BA[2	:0] =	= 4		
			2124					repe	eat cycle	s 14,	but E	BA[2	:0] =	= 5		
			2528					repe	eat cycle	s 14,	but E	BA[2	:0] =	= 6		
			2932					repe	eat cycle	s 14,	but E	BA[2	:0] =	= 7		
		2	33 nRFC - 1		rep	oeat	Sub	-Loo	op 1, un	til nRF	C - 1	. Trı	incat	te, if	nece	essary.

 Table 55 — IDD5B Measurement-Loop Pattern¹

NOTE:

1.DM must be driven Low all the time. DQS, DQS# are MID-LEVEL.

2.DQ signals are MID-LEVEL.

Table 56 — IDD7 Measurement-Loop Pattern¹

ATTENTION: Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	
CK,		Sub	Nu	Con		R	C	V	0	BA	A[]	A	V	A	A	Data ²
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1	RDA	0	1	0	1	0	0	00	1	0	0	0	00000000
			2	D	1	0	0	0	0	0	00	0	0	0	0	-
				repeat abo	ve D	O Co	mma	nd u	ntil nRF	RD - 1						
		1	nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	-
			nRRD + 1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011
			nRRD + 2	D	1	0	0	0	0	1	00	0	0	F	0	-
				repeat abo	ve D	O Co	mma	nd u	ntil 2 *	nRRD -	1					
		2	2 * nRRD	repeat Sub	o-Lo	op 0	but	BA[2:0] = 2							
		3	3 * nRRD	repeat Sub	o-Lo	op 1	but	BA[2:0] = 3							
		4	4 * nRRD	D	1	0	0	0	0	3	00	0	0	F	0	-
				Assert and	l rep	eat a	bove	D C	Commar	d until	nFA	W - 1	l, if ı	nece	ssary	I
		5	nFAW	repeat Sub	o-Lo	op 0	but	BA[2:0] = 4							
		6	nFAW+nRRD	repeat Sub	o-Lo	op 1	but	BA[2:0] = 5							
		7	nFAW+2*nRRD	repeat Sub	o-Lo	op 0	but	BA[2:0] = 6							
		8	nFAW+3*nRRD	repeat Sub	o-Lo	op 1	but	BA[2:0] = 7							
	ц.	9	nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	F	0	-
toggling	Static High			Assert and	l rep	eat a	bove	DO	Comman	d until	2 * r	IFAV	V - 1	, if n	ieces	sary
togg	tatic	10	2*nFAW+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
	Ś		2*nFAW+1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011
			2*nFAW+2	D	1	0	0	0	0	0	00	0	0	F	0	-
				Repeat ab	ove l	D Co	omm	and 1	until 2 *	nFAW	+ nF	RD	- 1			
		11	2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-
			2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	00000000
			2*nFAW+nRRD+2	D	1	0	0	0	0	1	00	0	0	0	0	-
				repeat abo	ve D	O Co	mma	nd u	ntil 2 *	nFAW -	+2*	nRF	RD -	1		
		12	2*nFAW+2*nRRD	repeat Sub	o-Lo	op 1), bu	t BA	[2:0] =	2						
		13	2*nFAW+3*nRRD	repeat Sub	o-Lo	op 1	l, bu	t BA	[2:0] =	3						
		14	2*nFAW+4 * nRRD	D	1	0	0	0	0	3	00	0	0	0	0	-
				Assert and	l rep	eat a	bove	DO	Commar	d until	3 * r	IFAV	V - 1	, if n	ieces	sary
1		15	3*nFAW	repeat Sub	o-Lo	op 1), bu	t BA	[2:0] =	4						
		16	3*nFAW+nRRD	repeat Sub	o-Lo	op 1	l, bu	t BA	[2:0] =	5						
1		17	3*nFAW+2*nRRD	repeat Sub	o-Lo	op 1), bu	t BA	[2:0] =	6						
1		18	3*nFAW+3*nRRD	repeat Sub	o-Lo	op 1	l, bu	t BA	[2:0] =	7						
1		19	3*nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	0	0	-
				Assert and	l rep	eat a	bove	D C	Comman	d until	4 * r	FAV	V - 1	, if n	ieces	sary

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are used according to RD Commands, otherwise MID-LEVEL 2.Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

10 IDD Specification Parameters and Test Conditions (Cont'd)

10.2 IDD Specifications

IDD values are for full operating range of voltage and temperature unless otherwise noted.

Table 57 — I_{DD} Specification Example 512M DDR3

Speed Grade Bin	DDR3 - 800 5-5-5	DDR3 - 1066 7-7-7	DDR3 - 1333 8-8-8	DDR3 - 1600 9-9-9		
Symbol	Max.	Max.	Max.	Max.	Unit	Notes
I _{DD0}					mA	x4/x8
					mA	x16
I _{DD1}					mA	x4/x8
					mA	x16
$I_{ m DD2P}$ (0) slow exit					mA	x4/x8/x16
$I_{ m DD2P}$ (1) fast exit					mA	x4/x8/x16
I _{DD2N}					mA	x4/x8/x16
I _{DD2NT}					mA	x4/x8
					mA	x16
IDDQ2NT (Optional)					mA	x4/x8
					mA	x16
I _{DD2Q}					mA	x4/x8/x16
$I_{\rm DD3P}$ (fast exit)					mA	x4/x8/x16
I _{DD3N}					mA	x4/x8/x16
I _{DD4R}					mA	x4
		mA mA	mA	x8		
					mA	x16
IDDQ4R (Optional)					mA	x4
					mA	x8
					mA	x16
I _{DD4W}					mA	x4
					mA	x8
					mA	x16
I _{DD5B}					mA	x4/x8/x16
I _{DD6}					mA	Refer to
$I_{\rm DD6ET}^{1}$					mA	Table 58 or
I _{DD6TC1}					mA	page 151
I _{DD7}					mA	x4/x8
					mA	x16

10 IDD Specification Parameters and Test Conditions (Cont'd) 10.2 IDD Specifications (Cont'd)

Symbol	Temperature Range	Value	Unit	Notes
I _{DD6}	0 - 85 °C		mA	3,4
I _{DD6ET}	0 - 95 °C		mA	5,6
I _{DD6TC}	$0 \ ^{o}C \sim T_{a}$		mA	6,7,8
	$T_b \sim T_y$		mA	6,7,8
	$T_z \sim T_{OPERmax}$		mA	6,7,8
NOTE 1. Some	e I _{DD} currents are higher for x16 organizati	on due to larger page-size a	rchitecture.	
NOTE 2. Max.	values for I_{DD} currents considering worst	case conditions of process,	temperature and vo	ltage.
NOTE 2 Appli	icable for MR2 settings $\Lambda 6=0$ and $\Lambda 7=0$			

Table 58 — I_{DD6} Specification

NOTE 3. Applicable for MR2 settings A6=0 and A7=0.

NOTE 4. Supplier data sheets include a max value for I_{DD6} .

NOTE 5. Applicable for MR2 settings A6=0 and A7=1. I_{DD6ET} is only specified for devices which support the Extended Temperature Range feature.

NOTE 6. Refer to the supplier data sheet for the value specification method (e.g. max, typical) for IDD6ET and IDD6TC

NOTE 7. Applicable for MR2 settings A6=1 and A7=0. I_{DD6TC} is only specified for devices which support the Auto Self Refresh feature.

NOTE 8. The number of discrete temperature ranges supported and the associated Ta - Tz values are supplier/design specific. Temperature ranges are specified for all supported values of T_{OPER}. Refer to supplier data sheet for more information. JEDEC Standard No. 79-3C Page 152

This page left blank.

11 Input/Output Capacitance

11.1 Input/Output Capacitance

		DDR	3-800	DDR.	3-1066	DDR.	3-1333	DDR.	3-1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Input/output capacitance (DQ, DM, DQS, DQS#, TDQS,TDQS#)	C _{IO}	1.5	3.0	1.5	2.7	1.5	2.5	1.5	2.3	pF	1,2,3
Input capacitance, CK and CK#	C _{CK}	0.8	1.6	0.8	1.6	0.8	1.4	0.8	1.4	pF	2,3
Input capacitance delta, CK and CK#		0	0.15	0	0.15	0	0.15	0	0.15	pF	2,3,4
Input/output capacitance delta DQS and DQS#	C _{DDQS}	0	0.2	0	0.2	0	0.15	0	0.15	pF	2,3,5
Input capacitance, (CTRL, ADD, CMD input-only pins)	CI	0.75	1.5	0.75	1.5	0.75	1.3	0.75	1.3	pF	2,3,6
Input capacitance delta, (All CTRL input-only pins	C _{DI_CTRL}	-0.5	0.3	-0.5	0.3	-0.4	0.2	-0.4	0.2	pF	2,3,7,8
Input capacitance delta, (All ADD/ CMD input-only pins)	C _{DI_ADD_} CMD	-0.5	0.5	-0.5	0.5	-0.4	0.4	-0.4	0.4	pF	2,3,9, 10
Input/output capacitance delta, DQ, DM, DQS, DQS#, TDQS, TDQS#	C _{DIO}	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2,3,11
Input/output capacitance of ZQ pin	C _{ZQ}	-	3	-	3	-	3	-	3	pF	2,3,12

Table 59 — Input / Output Capacitance

NOTE 1. Although the DM, TDQS and TDQS# pins have different functions, the loading matches DQ and DQS

NOTE 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VEC-TOR NETWORK ANALYZER(VNA)") with VDD, VDDQ, VSS, VSSQ applied and all other pins floating (except the pin under test, CKE, RESET# and ODT as necessary). VDD=VDDQ=1.5V, VBIAS=VDD/2 and ondie termination off.

NOTE 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here

NOTE 4. Absolute value of C_{CK} - C_{CK} #

NOTE 5. Absolute value of C_{IO}(DQS)-C_{IO}(DQS#)

NOTE 6. C_I applies to ODT, CS#, CKE, A0-A15, BA0-BA2, RAS#, CAS#, WE#.

NOTE 7. C_{DI CTRL} applies to ODT, CS# and CKE

NOTE 8. C_{DI CTRL}=C_I(CTRL)-0.5*(C_I(CLK)+C_I(CLK#))

NOTE 9. C_{DI ADD CMD} applies to A0-A15, BA0-BA2, RAS#, CAS# and WE#

NOTE 10. $C_{DI ADD CMD}=C_{I}(ADD_CMD) - 0.5*(C_{I}(CLK)+C_{I}(CLK\#))$

NOTE 11. $C_{DIO}=C_{IO}(DQ,DM) - 0.5*(C_{IO}(DQS)+C_{IO}(DQS\#))$

NOTE 12. Maximum external load capacitance on ZQ pin: 5 pF.

JEDEC Standard No. 79-3C Page 154

This page left blank.

12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600

12.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the DDR3 SDRAM device.

12.1.1 Definition for tCK(avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right) / N$$

where $N = 200$

12.1.2 Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs) is not subject to production test.

12.1.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$$

where $N = 200$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$$

where $N = 200$

12.1.4 Definition for tJIT(per) and tJIT(per,lck)

tJIT(per) is defined as the largest deviation of any signal tCK from tCK(avg).

12.1 Clock Specification (Cont'd) 12.1.4 Definition for tJIT(per) and tJIT(per,Ick) (Cont'd)

 $tJIT(per) = Min/max \text{ of } \{tCK_i - tCK(avg) \text{ where } i = 1 \text{ to } 200\}.$

tJIT(per) defines the single period jitter when the DLL is already locked.

tJIT(per,lck) uses the same definition for single period jitter, during the DLL locking period only.

tJIT(per) and tJIT(per,lck) are not subject to production test.

12.1.5 Definition for tJIT(cc) and tJIT(cc,lck)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

 $tJIT(cc) = Max of |\{tCK_{i+1} - tCK_i\}|.$

tJIT(cc) defines the cycle to cycle jitter when the DLL is already locked.

tJIT(cc,lck) uses the same definition for cycle to cycle jitter, during the DLL locking period only.

tJIT(cc) and tJIT(cc,lck) are not subject to production test.

12.1.6 Definition for tERR(nper)

tERR is defined as the cumulative error across n multiple consecutive cycles from tCK(avg). tERR is not subject to production test.

12.2 Refresh parameters by device density

Parameter	Symbol		512Mb	1Gb	2Gb	4Gb	8Gb	Units	Notes
REF command to ACT or REF command time		tRFC	90	110	160	300	350	ns	
Average periodic refresh	tREFI	$0 \text{ °C} \leq T_{\text{CASE}} \leq 85 \text{ °C}$	7.8	7.8	7.8	7.8	7.8	μs	
interval		$85 \text{ °C} < T_{CASE} \le 95 \text{ °C}$	3.9	3.9	3.9	3.9	3.9	μs	1

Table 60 — Refresh parameters by device density

NOTE 1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600 (Cont'd)

12.3 Standard Speed Bins

DDR3 SDRAM Standard Speed Bins include tCK, tRCD, tRP, tRAS and tRC for each corresponding bin.

Table 61 — DDR3-800 Speed Bins and Operating Conditions

For specific	Notes See 12.3.1 "Spe	eed Bin Table N	lotes" on pa	ge 161.				
	Speed Bin		DD	R3-800D	DDI	R3-800E		
	CL - nRCD - nRP		:	5-5-5	(5-6-6	Unit	Notes
Р	arameter	Symbol	min	max	min	max		
Internal rea	ad command to first data	t _{AA}	12.5	20	15	20	ns	
	ternal read or write lelay time	t _{RCD}	12.5	_	15	_	ns	
PRE c	ommand period	t _{RP}	12.5	_	15	_	ns	
ACT to AC	T or REF command period	t _{RC}	50	_	52.5	_	ns	
ACT to PR	RE command period	t _{RAS}	37.5	9 * tREFI	37.5	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	2.5	3.3	Re	served	ns	1,2,3,4,
CL = 6	CWL = 5	t _{CK(AVG)}	2.5	3.3	2.5	3.3	ns	1,2,3,
	Supported CL Setting	gs		5, 6		6	n _{CK}	
	Supported CWL Settir	ngs		5		5	n _{CK}	

12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600 (Cont'd) 12.3 Standard Speed Bins (Cont'd)

For specifi	ic Notes See 12.3.1	"Speed Bin	Table Not	es" on page	161.					
	Speed Bin		DDR3	-1066E	DDR3	-1066F	DDR3	-1066G		
	CL - nRCD - nRP		6-6-6		7-	7-7	8-	8-8	Unit	Note
Parameter		Symbol	min	max	min	max	min	max		
	read command to first data	t _{AA}	11.25	20	13.125	20	15	20	ns	
	ernal read or write elay time	t _{RCD}	11.25		13.125	—	15	—	ns	
PRE command period		t _{RP}	11.25		13.125	—	15	—	ns	
	ACT to ACT or REF command period		48.75		50.625	—	52.5	—	ns	
ACT to	PRE command period	t _{RAS}	37.5	9 * tREFI	37.5	9 * tREFI	37.5	9 * tREFI	ns	
CL = 5	CWL = 5	<i>t</i> _{CK(AVG)}	2.5	3.3	Rese	erved	Rese	erved	ns	1,2,3,4,6,
	CWL = 6	<i>t</i> _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	ns	4,
CL = 6	CWL = 5	<i>t</i> _{CK(AVG)}	2.5	3.3	2.5	3.3	2.5	3.3	ns	1,2,3,6,
	CWL = 6	<i>t</i> _{CK(AVG)}	1.875	< 2.5	Rese	erved	Rese	erved	ns	1,2,3,4,
CL = 7	CWL = 5	<i>t</i> _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	ns	4,
	CWL = 6	<i>t</i> _{CK(AVG)}	1.875	< 2.5	1.875	< 2.5	Rese	erved	ns	1,2,3,4,
CL = 8	CWL = 5	<i>t</i> _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	ns	4,
	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns	1,2,3,
S	upported CL Setting	gs	5, 6	, 7, 8	6, 7, 8		6	, 8	n _{CK}	
Su	pported CWL Settin	ngs	5	, 6	5	, 6	5	, 6	n _{CK}	

12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600 (Cont'd)

12.3 Standard Speed Bins (Cont'd)

For specif	fic Notes See 12.3	8.1 "Speed B	in Table N	Notes" on	page 161.							
Speed Bin			-	-1333F onal)	DDR3	-1333G	DDR3-1333H		DDR3-1333J (optional)		Unit	Note
CL - nRCD - nRP		7-'	7-7	8-8-8		9-9-9		10-10-10		Unit	Note	
Pa	rameter	Symbol	min	max	min	max	min	max	min	max	-	
	ead command to irst data	t _{AA}	10.5	20	12	20	13.5	20	15	20	ns	
	internal read or e delay time	t _{RCD}	10.5		12	—	13.5	—	15	—	ns	
PRE co	mmand period	t _{RP}	10.5	_	12	—	13.5	-	15	_	ns	
	ACT or REF nand period	t _{RC}	46.5	_	48	—	49.5	—	51	_	ns	
	PRE command period	t _{RAS}	36	9 * tREFI	36	9 * tREFI	36	9 * tREFI	36	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	2.5	3.3	2.5	3.3	Rese	erved	Res	erved	ns	1,2,3,4,7
	CWL = 6, 7	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns	4
CL = 6	CWL = 5	t _{CK(AVG)}	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns	1,2,3,7
	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	Rese	erved	Rese	erved	Res	erved	ns	1,2,3,4,7
	CWL = 7	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns	4
CL = 7	CWL = 5	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns	4
	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	1.875	< 2.5	Rese	erved	Reserved		ns	1,2,3,4,7
	CWL = 7	t _{CK(AVG)}	1.5	<1.875	Rese	erved	Rese	erved	Res	erved	ns	1,2,3,4
CL = 8	CWL = 5	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns	4
	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns	1,2,3,7
	CWL = 7	t _{CK(AVG)}	1.5	<1.875	1.5	<1.875	Rese	erved	Res	erved	ns	1,2,3,4
CL = 9	CWL = 5, 6	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns	4
	CWL = 7	t _{CK(AVG)}	1.5	<1.875	1.5	<1.875	1.5	<1.875	Res	erved	ns	1,2,3,4
CL = 10	CWL = 5, 6	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns	4
	CWL = 7	t _{CK(AVG)}	1.5	<1.875	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns	1,2,3
				ional)	· .	ional)	× .	ional)			ns	5
	upported CL Setti	•		8, 9, (10)		8, 9, (10)		9, (10)	-	8, 10	n _{CK}	
Su	pported CWL Set	tings	5,	6, 7	5,	6, 7	5, 0	6, 7	5,	6, 7	n _{CK}	

Table 63 — DDR3-1333 Speed Bins and Operating Conditions

12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600 (Cont'd) 12.3 Standard Speed Bins (Cont'd)

Table 64 —	- DDR3-1600 S	Speed Bins and	Operating	Conditions
------------	---------------	----------------	-----------	------------

For speci	ific Notes See 12.3	3.1 "Speed E	Bin Table	Notes" on	page 161	l .						
Speed Bin				-1600G onal)	DDR3	-1600H	DDR3	-1600J		-1600K Ional)	Unit	Note
	CL - nRCD - nR	Р	8-8	8-8	9-9-9		10-10-10		11-11-11			1,000
Р	arameter	Symbol	min	max	min max		min	max	min	max		
	read command to first data	t _{AA}	10	20	11.25	20	12.5	20	13.75	20	ns	
	internal read or e delay time	t _{RCD}	10		11.25	—	12.5		13.75	_	ns	
PRE co	ommand period	t _{RP}	10		11.25	—	12.5		13.75	_	ns	
	o ACT or REF mand period	t _{RC}	45	_	46.25	-	47.5	_	48.75	-	ns	
ACT to	PRE command period	t _{RAS}	35	9 * tREFI	35	9 * tREFI	35	9 * tREFI	35	9 * tREFI	ns	
CL = 5	CWL = 5	t _{CK(AVG)}	2.5	3.3	2.5	3.3	2.5	3.3	Rese	Reserved		1,2,3,4,8
	CWL = 6, 7, 8	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns	4
CL = 6	CWL = 5	t _{CK(AVG)}	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns	1,2,3,8
	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	1.875	< 2.5	Rese	erved	Rese	erved	ns	1,2,3,4,8
	CWL = 7, 8	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns	4
CL = 7	CWL = 5	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns	4
	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	Rese	erved	ns	1,2,3,4,8
	CWL = 7	t _{CK(AVG)}	1.5	<1.875	Rese	erved	Rese	erved	Rese	erved	ns	1,2,3,4,8
	CWL = 8	t _{CK(AVG)}	Rese	erved	Reserved		Reserved		Rese	erved	ns	4
CL = 8	CWL = 5	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns	4
	CWL = 6	t _{CK(AVG)}	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns	1,2,3,8
	CWL = 7	t _{CK(AVG)}	1.5	<1.875	1.5	<1.875	Rese	erved	Rese	erved	ns	1,2,3,4,8
	CWL = 8	t _{CK(AVG)}	1.25	< 1.5	Rese	erved	Rese	erved	Rese	erved	ns	1,2,3,4
CL = 9	CWL = 5, 6	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns	4
	CWL = 7	t _{CK(AVG)}	1.5	<1.875	1.5	<1.875	1.5	<1.875	Rese	erved	ns	1,2,3,4,8
	CWL = 8	t _{CK(AVG)}	1.25	< 1.5	1.25	< 1.5	Rese	erved	Rese	erved	ns	1,2,3,4
CL = 10	CWL = 5, 6	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns	4
	CWL = 7	t _{CK(AVG)}	1.5	<1.875	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns	1,2,3,8
	CWL = 8	t _{CK(AVG)}	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	Rese	erved	ns	1,2,3,4
CL = 11	CWL = 5, 6, 7	t _{CK(AVG)}	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns	4
	CWL = 8	t _{CK(AVG)}	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	ns	1,2,3
~			` `	ional)		ional)	· · ·	ional)		10.11	ns	5
	Supported CL Setting	-	(1	8, 9, 10, 1)	(1	8, 9, 10, 1)	(1	8, 9, 10, 1)	6, 8, 10, 11		n _{CK}	
Su	pported CWL Sett	tings	5, 6,	, 7, 8	5, 6	, 7, 8	5, 6,	, 7, 8	5, 6	, 7, 8	n _{CK}	

12 Electrical Characteristics & AC Timing for DDR3-800 to DDR3-1600 (Cont'd) 12.3 Standard Speed Bins (Cont'd)

12.3.1 Speed Bin Table Notes

Absolute Specification (T_{OPER} ; $V_{DDO} = V_{DD} = 1.5V + -0.075 V$);

- NOTE 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- NOTE 2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next 'Supported CL'.
- NOTE 3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
- NOTE 4. 'Reserved' settings are not allowed. User must program a different value.
- NOTE 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
- NOTE 6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- NOTE 7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- NOTE 8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.

JEDEC Standard No. 79-3C Page 162

This page left blank.

13 Electrical Characteristics and AC Timing

		DDR3-1600									
		DDR3-		DDR3-1							
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Clock Timing											·
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	-	8	-	8	-	8	-	ns	6
Average Clock Period	tCK(avg)		1	See 12.3 "S	Standard Sp	eed Bins" on pa	ge 157	F	1	ps	
Average high pulse width	tCH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)	
Average low pulse width	tCL(avg)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)	·
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min	tCK(avg) max + tJIT(per) max	ps							
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	0.43	-	0.43	-	0.43	-	tCK(avg)	25
Absolute clock LOW pulse width	tCL(abs)	0.43	-	0.43	-	0.43	-	0.43	-	tCK(avg)	26
Clock Period Jitter	JIT(per)	- 100	100	- 90	90	- 80	80	-70	70	ps	
Clock Period Jitter during DLL locking period	tJIT(per, lck)	- 90	90	- 80	80	- 70	70	-60	60	ps	
Cycle to Cycle Period Jitter	tJIT(cc)	200		180		160		140		ps	·
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	180		160		140		120		ps	
Duty Cycle Jitter	tJIT(duty)	-	-	-	-	-	-	-	-	ps	
Cumulative error across 2 cycles	tERR(2per)	- 147	147	- 132	132	- 118	118	- 103	103	ps	
Cumulative error across 3 cycles	tERR(3per)	- 175	175	- 157	157	- 140	140	- 122	122	ps	
Cumulative error across 4 cycles	tERR(4per)	- 194	194	- 175	175	- 155	155	- 136	136	ps	
Cumulative error across 5 cycles	tERR(5per)	- 209	209	- 188	188	- 168	168	- 147	147	ps	
Cumulative error across 6 cycles	tERR(6per)	- 222	222	- 200	200	- 177	177	- 155	155	ps	
Cumulative error across 7 cycles	tERR(7per)	- 232	232	- 209	209	- 186	186	- 163	163	ps	

Table 65 — Timing Parameters by Speed Bin

NOTE: The following general notes from page 170 apply to Table 65: Note a. VDD = VDDQ = 1.5V + -0.075V

Table 65 — Timing Parameters by Speed Bin (Cont'd)

DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 Parameter Min Units Symbol Min Max Min Max Min Max Max tERR(8per) Cumulative error across 8 cycles - 169 - 241 241 - 217 217 - 193 193 169 ps Cumulative error across 9 cycles tERR(9per) - 249 249 - 224 224 - 200 200 - 175 175 ps Cumulative error across 10 cycles tERR(10per) - 257 257 - 231 231 - 205 205 - 180 180 ps Cumulative error across 11 cycles - 184 tERR(11per) - 263 263 - 237 237 - 210 210 184 ps - 242 242 215 Cumulative error across 12 cycles tERR(12per) - 269 269 - 215 - 188 188 ps Cumulative error across $n = 13, 14 \dots 49$, tERR(nper) ^tERR(nper)min = $(1 + 0.68\ln(n)) * {}^{t}$ JIT(per)min ps t ERR(nper)max = (1 + 0.68ln(n)) * t JIT(per)max 50 cycles **Data Timing** DQS, DQS# to DQ skew, per group, per tDOSO 200 -150 -125 100 -_ ps access DO output hold time from DOS, DOS# tQH 0.38 0.38 0.38 0.38 ---tCK(avg) DO low-impedance time from CK. CK# tLZ(DQ) - 800 400 - 600 300 - 500 250 - 450 225 ps DO high impedance time from CK, CK# tHZ(DO) 400 300 250 225 -ps Data setup time to DQS, DQS# referenced tDS(base) 75 25 30 10 ps to Vih(ac) / Vil(ac) levels Data hold time from DOS, DOS# tDH(base) 150 100 65 45 ps referenced to Vih(dc) / Vil(dc) levels tDIPW DQ and DM Input pulse width for each 600 490 400 360 -ps input **Data Strobe Timing** DOS,DOS# differential READ Preamble tRPRE 0.9 Note 19 0.9 0.9 0.9 tCK(avg) Note 19 Note 19 Note 19 DOS. DOS# differential READ Postamble tRPST 0.3 0.3 0.3 03 tCK(avg) 11, 13, g Note 11 Note 11 Note 11 Note 11 DQS, DQS# differential output high time tQSH 0.38 -0.38 -0.40 0.40 tCK(avg) -DQS, DQS# differential output low tQSL 0.38 0.38 0.40 0.40 tCK(avg) _ _ -_ time DOS, DOS# differential WRITE Preamble tWPRE 0.9 0.9 0.9 0.9 ---tCK(avg) DQS, DQS# differential WRITE tWPST 03 03 03 03 tCK(avg) -_ -_ Postamble DQS, DQS# rising edge output access tDOSCK - 400 400 - 300 300 - 255 255 - 225 225 ps time from rising CK, CK#

The following general notes from page 170 apply to Table 65: Note a. VDD = VDDQ = 1.5V + -0.075VNOTE:

Notes

24

13

13, g

13, 14, f

13, 14, f

d, 17

d, 17

28

13, 19, g

13, g

13, g

13. f

JEDEC Standard No. 79-3C Page 164

Table 65 — Timing Parameters by Speed Bin (Cont'd)

NOTE: The following general notes from page 170 apply to Table 65: Note a. VDD = VDDQ = 1.5V + -0.075V

		DDR3-	800	DDR3-1	.066	DDR3-1	DDR3-1333		600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
DQS and DQS# low-impedance time (Referenced from RL - 1)	tLZ(DQS)	- 800	400	- 600	300	- 500	250	- 450	225	ps	13, 14, f
DQS and DQS# high-impedance time (Referenced from RL + BL/2)	tHZ(DQS)	-	400	-	300	-	250	-	225	ps	13, 14, f
DQS, DQS# differential input low pulse width	tDQSL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK(avg)	29, 31
DQS, DQS# differential input high pulse width	tDQSH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK(avg)	30, 31
DQS, DQS# rising edge to CK, CK# rising edge	tDQSS	- 0.25	0.25	- 0.25	0.25	- 0.25	0.25	- 0.27	0.27	tCK(avg)	с
DQS, DQS# falling edge setup time to CK, CK# rising edge	tDSS	0.2	-	0.2	-	0.2	-	0.18	-	tCK(avg)	c, 32
DQS, DQS# falling edge hold time from CK, CK# rising edge	tDSH	0.2	-	0.2	-	0.2	-	0.18	-	tCK(avg)	c, 32
Command and Address											
Timing											
DLL locking time	tDLLK	512	-	512	-	512	-	512	-	nCK	
Internal READ Command to PRECHARGE Command delay	tRTP	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-		е
Delay from start of internal write transaction to internal read command	tWTR	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-		e, 18
WRITE recovery time	tWR	15	-	15	-	15	-	15	-	ns	e, 18
Mode Register Set command cycle time	tMRD	4	-	4	-	4	-	4	-	nCK	
Mode Register Set command update delay	tMOD	max(12nCK, 15ns)	-	max(12nCK, 15ns)	-	max(12nCK, 15ns)	-	max(12nCK, 15ns)	-		
ACT to internal read or write delay time	tRCD			Refer to Table	e 61 to Tabl	e 64 on pages pa	ages 157 to	pages 160		•	e
PRE command period	tRP			Refer to Table	e 61 to Tabl	e 64 on pages pa	ages 157 to	pages 160			e
ACT to ACT or REF command period	tRC			Refer to Table	e 61 to Tabl	e 64 on pages pa	ages 157 to	pages 160			e
CAS# to CAS# command delay	tCCD	4	-	4	-	4	-	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL(min)			WR	+ roundup	(tRP / tCK(avg))				nCK	
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	1	-	1	-	nCK	22

13 Electrical Characteristics and AC Timing (Cont'd)

JEDEC Standard No. 79-3C Page 166

Table 65 — Timing Parameters by Speed Bin (Cont'd)

NOTE: The following general notes from page 170 apply to Table 65: Note a. VDD = VDDQ = 1.5V + -0.075V

		DDR3-	800	DDR3-1	066	DDR3-1	333	DDR3-1	600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
ACTIVE to PRECHARGE command period	tRAS			See 1	2.3 "Stand	ard Speed Bins"	on page 15	57			e
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max(4nCK, 10ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 6ns)	-	max(4nCK, 6ns)	-		e
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max(4nCK, 10ns)	-	max(4nCK, 10ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-		e
Four activate window for 1KB page size	tFAW	40	-	37.5	-	30	-	30	-	ns	e
Four activate window for 2KB page size	tFAW	50	-	50	-	45	-	40	-	ns	e
Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	tIS(base)	200		125		65		45		ps	b, 16
Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	tIH(base)	275		200		140		120		ps	b, 16
Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	tIS(base) AC150	200 + 150	-	125 + 150	-	65 + 125		45 + 125		ps	b, 16, 27
Control and Address Input pulse width for each input	tIPW	900	-	780	-	620	-	560	-	ps	28
Calibration Timing											
Power-up and RESET calibration time	tZQinit	512	-	512	-	512	-	512	-	nCK	+
Normal operation Full calibration time	tZQoper	256	-	256	-	256	-	256	-	nCK	
Normal operation Short calibration time	tZQCS	64	-	64	-	64	-	64	-	nCK	23
Reset Timing											
Exit Reset from CKE HIGH to a valid command	tXPR	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-		
Self Refresh Timings											
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min)	-	tDLLK(min)	-	tDLLK(min)	-	tDLLK(min)	-	nCK	

13 Electrical Characteristics and AC Timing (Cont'd)

Table 65 — Timing Parameters by Speed Bin (Cont'd)

		DDR3-	800	DDR3-1	1066	DDR3-	1333	DDR3-	1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Minimum CKE low width for Self Refresh entry to exit timing	tCKESR	tCKE(min) + 1 nCK	-								
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	max(5 nCK, 10 ns)	-								
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5 nCK, 10 ns)	-								
Power Down Timings											
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max(3nCK, 7.5ns)	-	max(3nCK, 7.5ns)	-	max(3nCK, 6ns)	-	max(3nCK, 6ns)	-		
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL	max(10nCK, 24ns)	-	max(10nCK, 24ns)	-	max(10nCK, 24ns)	-	max(10nCK, 24ns)	-		2
CKE minimum pulse width	tCKE	max(3nCK 7.5ns)	-	max(3nCK, 5.625ns)	-	max(3nCK, 5.625ns)	-	max(3nCK, 5ns)	-		
Command pass disable delay	tCPDED	1	-	1	-	1	-	1	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9 * tREFI		15						
Timing of ACT command to Power Down entry	tACTPDEN	1	-	1	-	1	-	1	-	nCK	20
Timing of PRE or PREA command to Power Down entry	tPRPDEN	1	-	1	-	1	-	1	-	nCK	20
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL + 4 + 1	-	nCK							
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL + 4 + (tWR / tCK(avg))	-	nCK	9						
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL + 4 + WR + 1	-	WL+4+WR + 1	-	WL + 4 + WR + 1	-	WL + 4 + WR + 1	-	nCK	10

NOTE: The following general notes from page 170 apply to Table 65: Note a. VDD = VDDQ = 1.5V + -0.075V

Table 65 — Timing Parameters by Speed Bin (Cont'd)

		DDR3-	800	DDR3-1	066	DDR3-1	333	DDR3-1	1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN	WL + 2 + (tWR / tCK(avg))	-	nCK	9						
Timing of WRA command to Power Down entry (BC4MRS)	tWRAPDEN	WL + 2 + WR + 1	-	WL+2+WR + 1	-	WL + 2 + WR + 1	-	WL + 2 + WR + 1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	-	1	-	1	-	1	-	nCK	20, 21
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min)	-	tMOD(min)	-	tMOD(min)	-	tMOD(min)	-		
ODT Timings											
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	6	-	6	-	nCK	
Asynchronous RTT turn-on delay (Power- Down with DLL frozen)	tAONPD	2	8.5	2	8.5	2	8.5	2	8.5	ns	
Asynchronous RTT turn-off delay (Power- Down with DLL frozen)	tAOFPD	2	8.5	2	8.5	2	8.5	2	8.5	ns	
RTT turn-on	tAON	-400	400	-300	300	-250	250	-225	225	ps	7, f
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	8, f
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	tCK(avg)	f
Write Leveling Timings											
First DQS/DQS# rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	40	-	40	-	nCK	3
DQS/DQS# delay after write leveling mode is programmed	tWLDQSEN	25	-	25	-	25	-	25	-	nCK	3
Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	tWLS	325	-	245	-	195	-	165	-	ps	

NOTE: The following general notes from page 170 apply to Table 65: Note a. VDD = VDDQ = 1.5V + -0.075V

Table 65 — Timing Parameters by Speed Bin (Cont'd)

	DDR3-800			DDR3-	1066	DDR3-	1333	DDR3-1	1600		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Write leveling hold time from rising DQS, tWL DQS# crossing to rising CK, CK# crossing		325	-	245	-	195	-	165	-	ps	
Write leveling output delay	tWLO	0	9	0	9	0	9	0	7.5	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	0	2	ns	

NOTE: The following general notes from page 170 apply to Table 65: Note a. VDD = VDDQ = 1.5V + -0.075V

JEDEC Standard No. 79-3C Page 169

13.1 Jitter Notes

Specific Note a	Unit 'tCK(avg)' represents the actual tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.ex) tMRD = 4 [nCK] means; if one Mode Register Set command is registered at Tm, another Mode Register Set command may be registered at Tm+4, even if (Tm+4 - Tm) is $4 \times tCK(avg) + tERR(4per)$,min.
Specific Note b	These parameters are measured from a command/address signal (CKE, CS#, RAS#, CAS#, WE#, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK/CK#) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
Specific Note c	These parameters are measured from a data strobe signal (DQS(L/U), DQS(L/U)#) crossing to its respective clock signal (CK, CK#) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
Specific Note d	These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), DQS(L/U)#) crossing.
Specific Note e	For these parameters, the DDR3 SDRAM device supports tnPARAM [nCK] = RU{ tPARAM [ns] / tCK(avg) [ns] }, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP / tCK(avg)}, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which tRP = 15ns, the device will support tnRP = RU{tRP / tCK(avg)} = 6, as long as the input clock jitter specifications are met, i.e. Precharge command at Tm and Active command at Tm+6 is valid even if (Tm+6 - Tm) is less than 15ns due to input clock jitter.
Specific Note f	When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(mper), act of the input clock, where $2 \le m \le 12$. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR3-800 SDRAM has tERR(mper), act, min = - 172 ps and tERR(mper), act, max = + 193 ps, then tDQSCK, min(derated) = tDQSCK, min - tERR(mper), act, max = - 400 ps - 193 ps = - 593 ps and tDQSCK, max(derated) = tDQSCK, max - tERR(mper), act, min = 400 ps + 172 ps = + 572 ps. Similarly, tLZ(DQ) for DDR3-800 derates to tLZ(DQ), min(derated) = - 800 ps - 193 ps = - 993 ps and tLZ(DQ), max(derated) = 400 ps + 172 ps = + 572 ps. (Caution on the min/max usage!) Note that tERR(mper), act, min is the minimum measured value of tERR(nper) where $2 \le n \le 12$, and tERR(mper), act, max is the maximum measured value of tERR(nper) where $2 \le n \le 12$.
Specific Note g	When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(per),act of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR3-800 SDRAM has tCK(avg),act = 2500 ps, tJIT(per),act,min = - 72 ps and tJIT(per),act,max = + 93 ps, then tRPRE,min(derated) = tRPRE,min + tJIT(per),act,min = 0.9 x tCK(avg),act + tJIT(per),act,min = 0.9 x 2500 ps - 72 ps = + 2178 ps. Similarly, tQH,min(derated) = tQH,min + tJIT(per),act,min = 0.38 x tCK(avg),act + tJIT(per),act,min = 0.38 x 2500 ps - 72 ps = + 878 ps. (Caution on the min/max usage!)

13 Electrical Characteristics and AC Timing (Cont'd)

13.2 Timing Parameter Notes

- NOTE 1. Actual value dependant upon measurement level definitions which are TBD.
- NOTE 2. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- NOTE 3. The max values are system dependent.
- NOTE 4. WR as programmed in mode register
- NOTE 5. Value must be rounded-up to next higher integer value
- NOTE 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- NOTE 7. For definition of RTT turn-on time tAON See 5.2.2 "Timing Parameters" on page 92.
- NOTE 8. For definition of RTT turn-off time tAOF See 5.2.2 "Timing Parameters" on page 92.
- NOTE 9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- NOTE 10. WR in clock cycles as programmed in MR0.
- NOTE 11. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. See Figure 28 "Clock to Data Strobe Relationship" on page 58
- NOTE 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by t.b.d.
- NOTE 13. Value is only valid for RON34
- NOTE 14. Single ended signal parameter. Refer to chapter <t.b.d.> for definition and measurement method.
- NOTE 15. tREFI depends on TOPER
- NOTE 16. tIS(base) and tIH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, CK# differential slew rate. Note for DQ and DM signals, VREF(DC) = VRefDQ(DC). For input only pins except RESET#, VRef(DC) = VRefCA(DC). See 13.3 "Address / Command Setup, Hold and Derating" on page 173
- NOTE 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS# differential slew rate. Note for DQ and DM signals, VREF(DC) = VRefDQ(DC). For input only pins except RESET#, VRef(DC) = VRefCA(DC). See 13.4 "Data Setup, Hold and Slew Rate Derating" on page 180.
- NOTE 18. Start of internal write transaction is defined as follows:

For BL8 (fixed by MRS and on- the-fly): Rising clock edge 4 clock cycles after WL.

For BC4 (on- the- fly): Rising clock edge 4 clock cycles after WL.

For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.

- NOTE 19. The maximum read preamble is bound by tLZ(DQS)min on the left side and tDQSCK(max) on the right side. See Figure 28 "Clock to Data Strobe Relationship" on page 58
- NOTE 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- NOTE 21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFP-DEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required. See 4.17.3 "Power-Down clarifications - Case 2" on page 87
- NOTE 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.

13 Electrical Characteristics and AC Timing (Cont'd) 13.2 Timing Parameter Notes (Cont'd)

NOTE 23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQ Correction) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

 $\frac{ZQCorrection}{(TSens \times Tdriftrate) + (VSens \times Vdriftrate)}$

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% / °C, VSens = 0.15% / mV, Tdriftrate = 1 °C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128 ms$$

- NOTE 24. n =from 13 cycles to 50 cycles. This row defines 38 parameters.
- NOTE 25. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- NOTE 26. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- NOTE 27. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mv 150 mV) / 1 V/ns].
- NOTE 28. Pulse width of a input signal is defined as the width between the first crossing of Vref(dc) and the consecutive crossing of Vref(dc).
- NOTE 29. tDQSL describes the instantaneous differential input low pulse width on DQS DQS#, as measured from one falling edge to the next consecutive rising edge.
- NOTE 30. tDQSH describes the instantaneous differential input high pulse width on DQS DQS#, as measured from one rising edge to the next consecutive falling edge.
- NOTE 31. tDQSH,act + tDQSL,act = 1 tCK,act ; with tXYZ,act being the actual measured value of the respective timing parameter in the application.
- NOTE 32. tDSH,act + tDSS,act = 1 tCK,act ; with tXYZ,act being the actual measured value of the respective timing parameter in the application.

13 Electrical Characteristics and AC Timing (Cont'd)

13.3 Address / Command Setup, Hold and Derating

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 66) to the Δ tIS and Δ tIH derating value (see Table 67) respectively. Example: tIS (total setup time) = tIS(base) + Δ tIS

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IH(ac)}$ min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of Vil(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$ to ac region', use nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 112).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vil(dc)max and the first crossing of $V_{REF(dc)}$. Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih(dc)min and the first crossing of $V_{REF(dc)}$. If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{REF(dc)}$ region', use nominal slew rate for derating value (see Figure 111). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF(dc)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(dc)}$ level is used for derating value (see Figure 113).

For a valid transition the input signal has to remain above/below $V_{IH/IL(ac)}$ for some time t_{VAC} (see Table 69).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(ac)}$ at the time of the rising clock transition, a valid input signal is still required to complete the transition and reach $V_{IH/IL(ac)}$.

For slew rates in between the values listed in Table 67, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

Unit [ps]	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Reference
tIS(base)	200	125	65	45	V _{IH/L(ac)}
tIH(base)	275	200	140	120	V _{IH/L(dc)}
tIS(base) AC150	200 + 150	125 + 150	65 + 125	45 + 125	V _{IH/L(dc)}

Table 66 — ADD/CMD Setup and Hold Base-Values for 1V/ns

NOTE 1. (ac/dc referenced for 1V/ns Address/Command slew rate and 2 V/ns differential CK-CK# slew rate)

NOTE 2. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 125 ps for DDR3-800/1066 or 100ps for DDR3-1333/1600 of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mv - 150 mV) / 1 V/ns].

13 Electrical Characteristics and AC Timing (Cont'd)

13.3 Address / Command Setup, Hold and Derating (Cont'd)

Table 67 — Derating values DDR3-800/1066/1333/1600 tIS/tIH - ac/dc based

			A	AC175 T	hreshol		∆tIH de H(ac)=V					REF(dc)-175m	V			
							(CK,CK#	Differe	ential Sl	ew Rate	e					
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
												∆tIH	ΔtIS	Δ tIH			
	2.0	88	50	88	50	88	50	96	58	104	66	112	74	120	84	128	100
	1.5	59	34	59	34	59	34	67	42	75	50	83	58	91	68	99	84
	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
CMD/ ADD	0.9	-2	-4	-2	-4	-2	-4	6	4	14	12	22	20	30	30	38	46
Slew	0.8	-6	-10	-6	-10	-6	-10	2	-2	10	6	18	14	26	24	34	40
rate V/ns	0.7	-11	-16	-11	-16	-11	-16	-3	-8	5	0	13	8	21	18	29	34
	0.6	-17	-26	-17	-26	-17	-26	-9	-18	-1	-10	7	-2	15	8	23	24
	0.5	-35	-40	-35	-40	-35	-40	-27	-32	-19	-24	-11	-16	-2	-6	5	10
	0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	-44	-38	-36	-30	-26	-22	-10

Table 68 — Derating values DDR3-800/1066/1333/1600 tIS/tIH - ac/dc based - Alternate AC150 Threshold

			Altern	ate AC	150 Thr		∆tIH de -> VIH(a					c)=VRE	F(dc)-1	50mV			
			CK,CK# Differential Slew Rate														
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
														ΔtIH			
	2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
	1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
CMD/ ADD	0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
Slew	0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
rate V/ns	0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
	0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
	0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
	0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10

Table 69 — Required time t_{VAC} above VIH(ac) {below VIL(ac)} for valid transition

Slew Rate [V/ns]	t _{VAC} @ 1	75mV [ps]	t _{VAC} @ 150mV [ps]			
	min	max	min	max		
> 2.0	75	-	175	-		
2.0	57	-	170	-		
1.5	50	-	167	-		
1.0	38	-	163	-		
0.9	34	-	162	-		
0.8	29	-	161	-		
0.7	22	-	159	-		
0.6	13	-	155	-		
0.5	0	-	150	-		
< 0.5	0	-	150	-		




Figure 110 — Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} (for DQ with respect to strobe) and t_{IS} (for ADD/CMD with respect to clock).




Figure 111 — Illustration of nominal slew rate for hold time t_{DH} (for DQ with respect to strobe) and t_{IH} (for ADD/CMD with respect to clock).




Figure 112 — Illustration of tangent line for setup time t_{DS} (for DQ with respect to strobe) and t_{IS} (for ADD/CMD with respect to clock)




Figure 113 — Illustration of tangent line for for hold time t_{DH} (for DQ with respect to strobe) and t_{IH} (for ADD/CMD with respect to clock)

13 Electrical Characteristics and AC Timing (Cont'd)

13.4 Data Setup, Hold and Slew Rate Derating

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 70) to the Δ tDS and Δ tDH (see Table 71) derating value respectively. Example: tDS (total setup time) = tDS(base) + Δ tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IH(ac)}$ min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IL(ac)}$ max (see Figure 114). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$ to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 116).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(dc)}$ max and the first crossing of $V_{REF(dc)}$. Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(dc)}$ min and the first crossing of $V_{REF(dc)}$ (see Figure 115). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to $V_{REF(dc)}$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF(dc)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(dc)}$ level is used for derating value (see Figure 117).

For a valid transition the input signal has to remain above/below $V_{IH/IL(ac)}$ for some time t_{VAC} (see Table 73).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(ac)}$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL(ac)}$.

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

Units [ps]	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	Reference
tDS(base)	75	25	30	10	V _{IH/L(ac)}
tDH(base)	150	100	65	45	V _{IH/L(dc)}

Table 70 — Data Setup and Hold Base-Values

NOTE: (ac/dc referenced for 1V/ns DQ-slew rate and 2 V/ns DQS slew rate)

13 Electrical Characteristics and AC Timing (Cont'd)

13.4 Data Setup, Hold and Slew Rate Derating (Cont'd)

						∆tDS,	∆ DH de	rating i	n [ps] A	C/DC	based ¹						
							DÇ	QS, DQS	S# Diffe	rential S	Slew Ra	te					
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		ΔtDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	ΔtDS	ΔtDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	88	50	88	50	88	50	-	-	-	-	-	-	-	-	-	-
	1.5	59	34	59	34	59	34	67	42	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DQ	0.9	-	-	-2	-4	-2	-4	6	4	14	12	22	20	-	-	-	-
Slew rate	0.8	-	-	-	-	-6	-10	2	-2	10	6	18	14	26	24	-	-
V/ns	0.7	-	-	-	-	-	-	-3	-8	5	0	13	8	21	18	29	34
	0.6	-	-	-	-	-	-	-	-	-1	-10	7	-2	15	8	23	24
	0.5	-	-	-	-	-	-	-	-	-	-	-11	-16	-2	-6	5	10
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-30	-26	-22	-10

Table 71 — Derating values DDR3-800/1066 tDS/tDH - ac/dc based

NOTE 1. Cell contents shaded in red are defined as 'not supported'.

Table 72 — Derating values for DDR3-1333/1600 tDS/tDH - ac/dc based

						$\Delta t DS,$	∆ DH de	rating i	n [ps] A	AC/DC	based ¹						
							DÇ	QS, DQS	S# Diffe	rential	Slew Ra	te					
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
		ΔtDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	Δ tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2.0	75	50	75	50	75	50	-	-	-	-	-	-	-	-	-	-
	1.5	50	34	50	34	50	34	58	42	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DQ	0.9	-	-	0	-4	0	-4	8	4	16	12	24	20	-	-	-	-
Slew rate	0.8	-	-	-	-	0	-10	8	-2	16	6	24	14	32	24	-	-
V/ns	0.7	-	-	-	-	-	-	8	-8	16	0	24	8	32	18	40	34
	0.6	-	-	-	-	-	-	-	-	15	-10	23	-2	31	8	39	24
	0.5	-	-	-	-	-	-	-	-	-	-	14	-16	22	-6	30	10
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	7	-26	15	-10

NOTE 1. Cell contents shaded in red are defined as 'not supported'.

Table 73 — Required time t_{VAC} above VIH(ac) {below VIL(ac)} for valid transition

Slew Rate [V/ns]	DDR3-800/1066		DDR3-1333/1600	
Slew Rate [V/ns]	t _{VAC} [ps]		t _{VAC} [ps]	
	min	max	min	max
> 2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	155	-
< 0.5	0	-	150	-




Figure 114 — Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} (for DQ with respect to strobe) and t_{IS} (for ADD/CMD with respect to clock).







Figure 115 — Illustration of nominal slew rate for hold time t_{DH} (for DQ with respect to strobe) and t_{IH} (for ADD/CMD with respect to clock).



$$\label{eq:Figure 116} \begin{split} Figure 116 & -- Illustration of tangent line for setup time t_{DS} (for DQ with respect to strobe) \\ & and t_{IS} (for ADD/CMD with respect to clock) \end{split}$$





Annex A (informative) Differences between JESD79-3C, and JESD79-3B.

This table briefly describes most of the changes made to this standard, JESD79-3C, compared to its predecessor, JESD79-3B. Some editorial changes are not included.

Page	Description of Change
22	Updated Figure 7, tMRD Timing Updated Figure 8, tMOD Timing
26	Updated Figure 10, MR1 Definition
33	Updated Table 6, Command Truth Table
63	Updated Figure 35, READ (BL8) to WRITE (BL8) Updated Figure 36, READ (BC4) to WRITE (BC4) OTF
65	Updated Figure 39, READ (BL4) to WRITE (BL8) OTF Updated Figure 40, READ (BL8) to WRITE (BC4) OTF
66	Updated Section 4.13.3, Burst REad Operation followed by a Precharge Added Figure 41, READ to Precharge, RL=5, AL=0, CL=5, tRTP=4, tRP=5 Renumbered subsequent figures.
67	Added Figure 42, READ to Precharge, RL=8, AL=CL-2, CL=5, tRTP=6, tRP=5 Renumbered subsequent figures.
72	Updated Figure 48, WRITE (BC4) to READ (BC4) Operation Updated Figure 49, WRITE (BC4) to PRECHARGE Operation Added Figure 50, WRITE (BC4) OTF to PRECHARGE Operation Renumbered subsequent figures.
73	Updated Figure 51, WRITE (BL8) to WRITE (BL8) Operation Updated Figure 52, WRITE (BC4) to WRITE (BC4) OTF
74	Updated Figure 53, WRITE (BL8) to READ (BC4/BL8) OTF Updated Figure 54, WRITE (BC4) to WRITE (BC4) OTF
75	Added Figure 55, WRITE (BC4) to READ (BC4) Renumbered subsequent figures Updated Figure 56, WRITE (BL8) to WRITE (BC4) OTF
76	Updated Figure 57, WRITE (BC4) to WRITE (BL8) OTF
77	Updated Section 4.15, Refresh Command
79	Updated Section 4.16, Self Refresh Operation
102	Updated Table 19, Asynchronous ODT Timing Paramaters for all Speed Bins
113	Updated Table 24, Single-Ended AC and DC Input Levels for Command and Address
128	Updated Table 39, Output Driver DC Electrical Characteristics
129	Updated Table 41, Output Driver Voltage and Temperature Sensitivity
39	Updated Section 10, IDD and IDDQ Specification Parameters and Test Conditions
140	Removed Figures 104, IDD1 Example Removed Figures 105, IDD2N/IDD3N Example Removed Figures 106, IDD4 Example Added Figure 108, Measurement Setup and Test Load for IDD and IDDQ (option) Measurements Added Figure 109, Correlation from Simulated Channel IO Power to Actual Channel IO Power suppored by IDDQ Measurements

Annex A (informative) Differences between JESD79-3C, and JESD79-3B.

This table briefly describes most of the changes made to this standard, JESD79-3C, compared to its predecessor, JESD79-3B. Some editorial changes are not included.

Page	Description of Change
141	Updated Table 47, Timings used for IDD and IDDQ Measurement-Loop Patterns Updated Table 48, Basic IDD and IDDQ Measurement Conditions
144	Updated Table 49, IDD0 Measurement-Loop Pattern
145	Updated Table 50, IDD1 Measurement-Loop Pattern
146	Updated Table 51, IDD2N and IDD3N Measurement-Loop Pattern Updated Table 52, IDD2NT and IDDQ2NT Measurement-Loop Pattern
147	Updated Table 53, IDD4R and IDDQ4R Measurement-Loop Pattern Updated Table 54, IDD4W Measurement-Loop Pattern
148	Updated Table 55, IDD5B Measurement-Loop Pattern
149	Updated Table 56, IDD7 Measurement-Loop Pattern
150	Updated Table 57 IDD Specification Example 512M DDR3
153	Updated Table 59, Input/Output Capacitance
163-169	Updated Table 65, Timing Paramaters by Speed Bin
173	Updated Table 66, ADD/CMD Setup and Hold Base-Values for 1V/ns
174	Updated Table 68, Derating Values DDR3-800/1066/1333/1600 tlS/tlH ac/dc based - Alternate AC150 Threshold

Annex A.1 (informative) Differences between JESD79-3B, and JESD79-3A.

This table briefly describes most of the changes made to this standard, JESD79-3B, compared to its predecessor, JESD79-3A. Some editorial changes and format-updates of figures are not included.

Page	Description of Change
3-8	Updated ballout diagrams
9-11	Added ballouts for Quad-Stacked/Quadl-die DDR3 SDRAM in x4, x8, x16 ballout. Renumbered subsequent figures.
13	Updated Table 1, Input/Output Functional Description
17	Updated Figure 4, Simplified State Diagram
29	Updated Figure 11, MR2 Definition
44	Updated Figure 18, Timing Details of Write Leveling Sequence
45	Updated Figure 19, Timing Details of Write Leveling Exit
58	Updated Figure 28, Clock to Data Strobe Relationship
60	Updated Figure 30, tLZ and tHZ Method for Calculating Transitions and Endpoints
66	Updated Section 4.14.2.3; Strobe to Strobe and Strobe to Clock Violations
67	Added Section 4.14.3, Write Data Mask Updated Figure-41, Write Timing Definition and Parameters
74	Added Section 4.15, Refresh Command. Subsequent sections renumbered accordingly.
83	Updated Figure 67, MRS Command to Power Down Entry
89	Updated Figure 72, Sync ODT Timing Example.
99	Updated second paragraph in Section 5.4.2, Sync to Async ODT Mode Transition During Power-Down Entry
100	Updated Figure 81, Sync to async transition during Precharge Power Down (with DLL frozen)
101	updated Figures 82, Sync to async transition after Refresh command
111	Split Table 24 into two tables: Table 24, Single-Ended AC and DC Input Levels for Command and Address Table 25, Single-ended AC and DC Input Levels for DQ and DM
112	Added Section, 8.2, Vref Tolerances
113	Updated Figure 87, Definition of differential ac-swing and "time above ac-level".
115	Updated Table 28, Single-ended levels for CK, DQS, DQSL, DQSU, CK#, DQS#, DQS#, DQSL# or DQSU#
116	Updated Table 29, Cross point voltage for differential input signals (CD, DQS).
117	Replaced Table 29, Single-Ended INput Slew Rate Definition Figure 83, Input NOminal Slew RAte Definition for Singe-Ended Signals Section 8.4.1, Input Slew Rate for Input Setup Time and Data Setup Time Section 8.4.2 Input Slew Rate for Input Hold Time and Data Hold Time with reference to existing definitions of single-ended signals in Sections 13.3 and 13.4.
117	Updated Table 30, Differential Input Slew Rate Definition
139	Added summary Table 51, IDD Measurement Conditions, to replace existing Tables 51-54,56-57
147	Updated Table 55, Input/Output Capacitance
153	Updated Table 59, DDR3-1333 Speed Bins and Operating Conditions.
154	Updated Table 60, DDR3-1333 Speed Bins and Operating Conditions.

Annex A.1 (informative) Differences between JESD79-3B, and JESD79-3A.

This table briefly describes most of the changes made to this standard, JESD79-3B, compared to its predecessor, JESD79-3A. Some editorial changes and format-updates of figures are not included.

Page	Description of Change
157	Updated Table 61, Timing Parameters by Speed Bin
164	Updated and reordered Specific Notes a - g
165	Updated notes 11 and 19 for read tRPRE and tRPST and added reference to Fig-28.
A-1	Added Annex A (Informative) Differences between JESD79-3B and JESD79-3A.

Annex A.2 (informative) Differences between JESD79-3A, and JESD79-3.

This table briefly describes most of the changes made to this standard, JESD79-3A, compared to its predecessor, JESD79-3. Some editorial changes and format-updates of figures are not included.

Page	Description of Change
13	Per JCB-07-070, DDR3 Specification Updated Figure 1 – Simplified State Diagram Updated Table 2 – State Diagram Command Definitions
54	Per JCB-07-070, DDR3 Specification Updated Section 4.13.2.1 – READ Timing; Clock to Data Strobe relationship
55	Per JCB-07-070, DDR3 Specification Updated Section 4.13.2.2 – READ Timing; Data Strobe to Data Strobe relationship
57	Per JCB-07-070, DDR3 Specification Added Figure 28 – Method for calculationg tRPRE transitions and endpoints
63	Per JCB-07-070, DDR3 Specification Removed Figure 40 – Write Timing Parameters Moved Figure 45, renamed as Write Timing Definition and Parameters, to page 63, as Figure 38
64	Per JCB-07-034, tWPRE, tWPST Added Section 4.14.3 – tWPRE Calculation Added Section 4.14.4 – tWPST Calculation
72-79	Per JCB-07-070, DDR3 Specification Reorganized subsections 4.16.1 and 4.16.2, moving Figures 52-61 into 4.16.1 and making one subsection each (4.16.2, 3, and 4) for the power-down entry/exit clarification cases (1-3).
75	Per JCB-07-070, DDR3 Specification Removed Figure 57 – Active Power-Down Entry and Exit Timing Diagram
79	Per JCB-07-070, DDR3 Specification Removed Table 15 – Timing Values tXXXPDEN Parameters
84	Per JCB-07-036, ODT Read Timing Updated Figure 68 – OCT must be disabledduring Reads
86	Per JCB-07-036, ODT Read Timing Updated Section 5.2.3 – ODT During READs
96, 97	Per JCB-07-067, ZQ Input Capacitance Updated Section 5.5.1 – ZQ Calibration Description Replaced Section 5.5.3. Is now: ZQ External Resistor Value, Tolerance, and Capacitance Loading
97	Per JCB-07-070, DDR3 Specification Removed Table 22 – ZQ Calibration Command Truth Table
101	Per JCB-07-065, Vih(dc)max, Vil(dc)min Updated Table 24 – Single Ended AC and DC Input Levels
103-106	Per JCB-07-068, Differention Signal Input Specification Added Section 8.2 – AC and CD Logic Input Levels for Differential Signals
128	Per JCB-07-070, DDR3 Specification Updated Table 50 – For IDD testing the followign parameters are utilized

Annex A.2 (informative) Differences between JESD79-3A, and JESD79-3.

This table briefly describes most of the changes made to this standard, JESD79-3A, compared to its predecessor, JESD79-3. Some editorial changes and format-updates of figures are not included.

Page	Description of Change
141	Per JCB-07-038, Capacitance Updated Table 61 – Input/Output Capacitance
141	Per JCB-07-067, ZQ Input Capacitance Updated Table 61 – Input/Output Capacitance
142, 143	Per JCB-07-070, DDR3 Specification Removed unnumbered tables from subsection 12.1. Moved subsection 12.2 material into 12.1. Renumbered subse- quent subsections.
149	Per JCB-07-041, tJIT (duty) note modification Updated Table 67 – Timing Parameters by Speed Bin
149, 150	Per JCB-07-032, Cumulative Jitter Updated Table 67 – Timing Parameters by Speed Bin
150	Per JCB-07-034, tWPRE, tWPST Updated Table 67 – Timing Parameters by Speed Bin
150	Per JCB-07-040, Jitter Values for DDR3-1600 Updated Table 67 – Timing Parameters by Speed Bin
150	Per JCB-07-029, Jitter Output Derating Updated Table 67 – Timing Parameters by Speed Bin
150	Per JCB-07-031, tDQSCK tQH Updated Table 67 – Timing Parameters by Speed Bin
150	Per JCB-07-066, tQSH, tQSL values Updated Table 67 – Timing Parameters by Speed Bin
152	Per JCB-07-042, tIS, tIH, DDR3-1333 Updated Table 67 – Timing Parameters by Speed Bin
154	Per JCB-07-035, tWLS, tWLH Updated Table 67 – Timing Parameters by Speed Bin
156-158	 Per JCB-07-033, tCH (abs) and tCL (abs) Removed Specific Note F from Table 67 – Timing Parameters by Speed Bin. This action included remvoing the Table – Min and Max SPEC values. Removed Note 22 from Table 67 – Timing Parameters by Speed Bin Added Notes 25 and 26 to Table 67 – Timing Parameters by Speed Bin
157	Per JCB-07-039, tZQCS Added Note 23
157, 158	Per JCB-07-039, tZQCS Updated Note 23 of Table 67 – Timing Parameters by Speed Bin
158	Per JCB-07-042, tIS, tIH, DDR3-1333 Added Note 27
159	Per JCB-07-027 Updated Table 68 – ADD/CMD Setup and Hold Base-Values for 1V/ns

Annex A.2 (informative) Differences between JESD79-3A, and JESD79-3.

This table briefly describes most of the changes made to this standard, JESD79-3A, compared to its predecessor, JESD79-3. Some editorial changes and format-updates of figures are not included.

Page	Description of Change
160	Per JCB-07-027 Updated Table 69 – Derating values DDR3-800/1066/1333/1600 tIS/tIH - ac/dc based Added Table 70 – Derating values DDR3-1333/1600 tIS/tIH - ac/dc based - Alternate AC150 Threshold
161	Per JCB-07-027 Updated Table 71 – Required time T _{VAC} above VIH(ac) [below VIL(ac)] for valid transition
166	Per JCB-07-037, tDS, tDH 1333 Updated Table 72 – Data Setup and Hold Base-Values
A-1	Added Annex A (Informative) Differences between JESD79-3A and JESD79-3.

This page left blank.

