

SiFive Core Designer From Custom CPU to Hello World in 30 Minutes

Silicon at the speed of software.

Design RISC-V CPUs in an hour. Get custom SoCs in weeks, not months. Impossible? Not anymore.

Start Designing

SiFive Core Designer

 C https K Workspace 	s://scs.sitive.com/core-designer/4	customize/4822849d-ef63-4776-aea				☆ () ⓒ ③ Contact Sales
01.	Design	02. Review			03. Bui	ld
	E2 Series Great CPU			Review		
Modes & ISA	Modes & ISA		Great CPU Cor		_	
On-Chip Memory Privile Ports Image: Chip Memory Security Image: Chip Memory Debug Image: Chip Memory	Privilege Modes Image: Machine Mode Image: Machine Mode Image: Machine Mode Image: Machine Mode			de • User Mode elined) • Atomics aces PMP		Front Port 32-bit AHB System Port 0 32-bit AHB System Port 1 None
	Core Interfaces		TIM O 16 K			Peripheral Port 32-bit AHB
	Shared Instruction and Data	Separate Instruction and Data	JTAG Debug 4 HW Break		CLIC 4 Configu 127 Intern	ration Bits upts
	ISA Extensions Multiply (M Extension)	0				
	Multiply (M Extension)	•				

- All SiFive Core IP is configured and delivered via the SiFive Core Designer Web Portal
 - Simple, Easy to Use, Web Interface
- Variants are generated with click of a button and available from the Workspace

Variants contain

•

- RTL matching the configuration, including a testbench, and other collateral needed to realize the design
- Documentation specific to the design
- Customized bare-metal BSP for easy integration into SiFive's SDKs
- FPGA bitstreams for common FPGA development boards for easy software benchmarking of the RC



In-house IP: SiFive RISC-V Core IP Product Offering


	ECores 32-bit embedded cores MCU, edge computing, AI, IoT	SCores 64-bit embedded cores Storage, AR/VR, machine learning	UCORES 64-bit application cores Linux, datacenter, network baseband
7 Series	E7 Series	S7 Series	U7 Series
Highest performance: 8-stage, dual-issue superscalar pipeline	 > E76-MC Quad-core 32-bit embedded processor > E76 High performance 32-bit embedded core 	 > S76-MC Quad-core 64-bit embedded processor > S76 High-performance 64-bit embedded core 	 > U74-MC Multicore: four U74 cores and one S76 core > U74 High performance LInux-capable processor
3/5 Series	E3 Series	S5 Series	U5 Series
Efficient performance: 5–6-stage, single- issue pipeline	 > E34 E31 features + single-precision floating point > E31 Balanced performance and efficiency 	 > S54 S51 features + single-precision floating point > S51 Low-power 64-bit MCU core 	 > U54-MC Multicore application processor with four U54 cores and one S76 core > U54 Linux-capable application processor
2 Series	E2 Series	S2 Series	
Power & area optimized: 2–3-stage, single- issue pipeline	 > E24 E21 + single-precision floating point > E21 E20 + User Mode, Atomics, Multiply, TIM > E20 Our smallest, most efficient core 	> S21 Area-efficient 64-bit MCU core	
RIGHT 2019 SIFIVE. ALL RIGHTS RESERVED.			

- 4


SiFive



From Custom CPU to Hello World in 30 minutes







Step 1

Configure a custom SiFive RISC-V Core using SiFive Core Designer

Step 2

Use the FPGA bitstream from Step 1 to program a Digilent Arty FPGA board with the configured CPU


Step 3

Use Freedom Studio and the SiFive SDK to program and run Hello World



Step 1 - Configure the Core using SiFive Core Designer

https://www.sifive.com/core-designer



Vastly customizable core IP.

Get best-in-class core IP developed by the inventors of RISC-V and customize it to your exact specifications.

Design Core



Configure a SiFive RISC-V CPU

SiFive Core Designer

Web Interface to Configure SiFive Core IP

- No Complex EDA tools or scripting languages to learn
- What is configurable
 - ISA, Performance levels, Modes, Ports, Interrupts, Security, Debug, and much more!

What is the output

Verilog RTL and supporting collateral, an FPGA bitstream, software, and documentation

< Workspace	01. Design	CoreDesigner PREVNEW		Contact Sales
	E2 Series Great CPU	U.L. ITEVIEW		Review
Modes & ISA On-Chip Memory Ports Security Debug Interrupts	Modes & ISA Privilege Modes Machine Mode Machine Mode Core Interfaces Shared Instruction and Data	Separate Instruction and Data	reat CPU Core Complex E2 SERIES CORE RV32 Machine Mode - User Mode Multiply (1 Cycle) - Atomics - No 2 Core Interfaces 1 Perf Counter 4 Regions TIM 0 16 KB TIM 1 JTAG Debug 4 HW Breakpoints JTAG – No DMA	32-bit AHB System Port 1 None
	ISA Extensions ISA Extensions Image: Multiply (M Extension) Multiply Performance 8 Cycle 4 Cycle			

Core Designer UI Walkthrough

Go to the SiFive website and click "Start Designing"

• <u>https://www.sifive.com/</u>

Choose a Core Series to start from

- Start from a pre-configured Standard Core
- Or start from scratch

Name the Design and Start Clicking!


• Change performance levels, memory maps, Privilege modes, Instructions Sets, Security, Debug, etc...

Click Review and then Build

• Launches SiFive's cloud based infrastructure to render and verify the design


Download from your SiFive Workspace

Home - SiFive × +		٠
SiFive – Design × +		
← → C. A https://scs.sifive.com/core_designer/		+ <u>0</u> e o e :
SiFive — Core Designer × +		•
← → C <u>e</u> https://scs.sifive.com/core-designer/customize/f09d&d92	2-fabr-40f1-a7r9-e4b2b1239br7/	
← → C		☆ 0 @ 0 🔇 :
SiFive Chip Designer Core Designer	Boards & Software Why SIFive	Contact Sales Workspace D
Workspace		
Core Designs	You have 3 builds remaining.	New Core Design
Name	Series Status Updated	



$\overline{\clubsuit}$

Too Many Choices? Start with a Standard Core



Standard Core RTL and FPGA Evaluations are Available with a clickthrough License




Step 2 - Download the Deliverables and Program the FPGA



Download the Deliverables from your SCD Workspace

SiFive — Dashboard × + ☆ () () () () () SiFive Contact Sales Workspace D Workspace **Core Designs** You have 3 builds remaining. New Core Design Name Series Status Updated Small E2 w/FPU E2 a minute ago E3 Draft prpl 6 hours ago Release Candida 4 weeks ago Custom S5 - number 1 S5 Linus's Core Draft E3 4 weeks, 1 day ago Trial E21 Standard Core Trial E2 4 weeks, 1 day ago E31 Standard Core Trial E3 Trial 4 weeks, 1 day ago E34 Standard Core Trial E3 Trial 4 weeks, 1 day ago





Deploy the bitstream to the FPGA


1. Purchase a Digilent Arty


https://store.digilentinc.com/arty-a7-artix-7-fpga-development-board-for-makers-and-hobbyists/

2. Download Freedom Studio

https://www.sifive.com/boards

3. Use Freedom Studio's Integrated Arty Flashing utility







Step 3 - Hello World!

COPYRIGHT 2019 SIFIVE. ALL RIGHTS RESERVED.

Download Freedom Studio

SiFive	Products Why SIFive?		Contact Sales N	Workspace D			
	•	Software					
		Dream it.					
		Build it.					
		Dulla It.					
Freedom Studio		Freedom Studio is the fastest way to get started	programming with your SiFiv	/e			
		hardware. Freedom Studio is built on top of the popular Eclipse IDE and					
		packaged with a prebuilt toolchain and example SDK. Freedom Studio is compatible with all SiFiv					
			Freedom Studio				
		• • •	Windows	0			
		1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1					
		▼ Clocal_interrupts Debug (GDB OpenOCD Debugging) ▼ Plocal_interrupts.elf	macOS	0			
		♥ g9 Thread #1 (Suspended : Breakpoint) ■ button2_Jsrt] at local_interrupts.c:115 0x4040 ■ handle_trap() at init:c:75 0x404001da ■ trap_entry() at entry:S:50 0x40400280	CentOS	Θ			
		j≣ openood j≣ riscv64-unknown-elf-gdb	Ubuntu	0			

• Freedom Studio is an Eclipse based IDE with

- pre-built GCC and OpenOCD
- Bundled examples for SiFive targets

Download Freedom Studio <u>https://www.sifive.com/boards</u>

Unzip to the desired installation directory

• Or... Skip the IDE

- Download pre-built binaries of GCC and OpenOCD from the same webpage
- Use Freedom-E-SDK to build and debug your software using a makefile CLI based flow <u>https://github.com/sifive/freedom-e-sdk</u>



Build and Run the Software


- File New C Project
- Select the Freedom E SDK Makefile Project
- Select the desired device and example and click Finish
- The program will automatically build and launch the debugger!

	3. 3. £ i> 3, 2 ≥ 4 = 4 = 0 - 4	★ ● ●	$(\neg \diamond \bullet $	Quick Access 🛛 🖻 🥃
ြဲ Project Explorer 🛿 🏭 Registers 📄 🔹 🔻 🗖 🗖	📮 Console 🛛 🔝 Problems	- 🕂 🗘 🔁 📰 🖬 📑 🛼 🖃	⊑ - 📬 - 🗆 🗆	💠 Debug 🛿 🙀 Debugger 🔹 Breakpoint 🗖 🗖
r 😂 coreplexip_welcome	CDT Build Console [vectored_interrupts]			🍇 i⇒ 🤝
 ↓ Binaries ↓ Complexip_welcome.c ↓ Coreplexip_welcome JLINK.launch ↓ Coreplexip_welcome OpenOCD.launch ↓ Sifive-coreplexip-arty.cfg 	Invoking: GNU RISC-V Cross Create Flash Im riscv64-unknown-elf-objcopy -0 ihex "vecto "vectored interrupts.hex" Finished Building: vectored_interrupts.hex Invoking: GNU RISC-V Cross Print Size riscv64-unknown-elf-size -format=berkeley text data bss dec hex fi 11526 132 2340 13998 36ae ve Finished building: vectored_interrupts.siz 15:21:07 Build Finished (took 1s.67ms)	rèd_interrupts.elf" "vectored_interrupts.elf" lename ctored_interrupts.elf		
▶ Global_interrupts				😢 Outline 📟 Disassembly 🖉 Terminal 🕱 🖳 🗖
Seperformance_counters	C coreplexip_welcome.c ⊠			
• Variables ☎ 🕂 Expressions 🚺 Memory 🖓 🗖 الله الله الله الله الله الله الله الله	<pre>85 86 _puts(welcome_msg); 87 88 uint16 t r=0x3F; 89 uint16 t g=0; 90 uint16 t b=0; 91 // Set up RGB PWM 92 93 PWM0 REG(PWM_CFG) = 0; </pre>	TXEN; RXEN;		


SiFive



Demo - From Custom CPU to Hello World in 30 minutes







Step 1

Configure a custom SiFive RISC-V Core using SiFive Core Designer

Step 2

Use the FPGA bitstream from Step 1 to program a Digilent Arty FPGA board with the configured CPU

Step 3

Use Freedom Studio and the SiFive SDK to program and run Hello World



Silicon verified. Market proven.

The most advanced configurable core IP and silicon solutions from the inventors of RISC-V.

Microcontrollers

Embedded
Linux
Multicore

Networking Storage Computing AI Industrial IoT Consumer Automotive

www.sifive.com