To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

User's Manual

## 78K/0 Series

## Instructions

## Common to 78K/0 Series

[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VdD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## IEBus is a trademark of NEC Corporation.

## Caution: Purchase of NEC $I^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ Patent Rights to use these components in an $I^{2} \mathrm{C}$ system, provided that the system conforms to the $I^{2} \mathrm{C}$ Standard Specification as defined by Philips.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of August, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

| NEC Electronics Inc. (U.S.) | NEC Electronics (Germany) GmbH | NEC Electronics Hong Kong Ltd. |
| :---: | :---: | :---: |
| Santa Clara, California | Benelux Office | Hong Kong |
| Tel: 408-588-6000 | Eindhoven, The Netherlands | Tel: 2886-9318 |
| 800-366-9782 | Tel: 040-2445845 | Fax: 2886-9022/9044 |
| Fax: 408-588-6130 | Fax: 040-2444580 |  |
| 800-729-9288 |  | NEC Electronics Hong Kong Ltd. |
|  | NEC Electronics (France) S.A. | Seoul Branch |
| NEC Electronics (Germany) GmbH | Velizy-Villacoublay, France | Seoul, Korea |
| Duesseldorf, Germany | Tel: 01-3067-5800 | Tel: 02-528-0303 |
| Tel: 0211-65 0302 | Fax: 01-3067-5899 | Fax: 02-528-4411 |
| Fax: 0211-65 03490 |  |  |
|  | NEC Electronics (France) S.A. | NEC Electronics Singapore Pte. Ltd. |
| NEC Electronics (UK) Ltd. | Madrid Office | Novena Square, Singapore |
| Milton Keynes, UK | Madrid, Spain | Tel: 253-8311 |
| Tel: 01908-691-133 | Tel: 091-504-2787 | Fax: 250-3583 |
| Fax: 01908-670-290 | Fax: 091-504-2860 |  |
|  |  | NEC Electronics Taiwan Ltd. |
| NEC Electronics Italiana s.r.I. | NEC Electronics (Germany) GmbH | Taipei, Taiwan |
| Milano, Italy | Scandinavia Office | Tel: 02-2719-2377 |
| Tel: 02-66 7541 | Taeby, Sweden | Fax: 02-2719-5951 |
| Fax: 02-66 754299 | Tel: 08-63 80820 |  |
|  | Fax: 08-63 80388 | NEC do Brasil S.A. |
|  |  | Electron Devices Division |
|  |  | Guarulhos-SP, Brasil |
|  |  | Tel: 11-6462-6810 |
|  |  | Fax: 11-6462-6829 |

# Major Revisions in This Edition 

| Page | Description |
| :--- | :--- |
| Throughout | Deletion of all information except for information common to <br> the $78 \mathrm{~K} / 0$ Series (for individual product information, refer to the <br> user's manual of each product). |

The mark $\star$ shows major revised points.

## INTRODUCTION

## Target Readers

## Purpose

Organization

This manual is intended for users who wish to understand the functions of 78K/0 Series products and to design and develop its application systems and programs.

This manual is intended to give users an understanding of the various kinds of instruction functions of $78 \mathrm{~K} / 0$ Series products.

This manual is broadly divided into the following sections.

- CPU functions
- Instruction set
- Explanation of instructions

How to Read This Manual It is assumed that readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

- To check the details of the functions of an instruction whose mnemonic is known:
$\rightarrow$ Refer to APPENDICES B and C.
- To check an instruction whose mnemonic is not known but whose general function is known:
$\rightarrow$ Find the mnemonic in CHAPTER 4 INSTRUCTION SET and then check the detailed functions in CHAPTER 5 EXPLANATION OF INSTRUCTIONS.
- To learn about the various kinds of $78 \mathrm{~K} / 0$ Series product instructions in general:
$\rightarrow$ Read this manual in the order of CONTENTS
- To learn about the hardware functions of $78 \mathrm{~K} / 0$ Series products:
$\rightarrow$ See the separate user's manuals.

| Data significance: | Higher digits on the left and lower digits on the right |
| :---: | :---: |
| Note: | Footnote for item marked with Note in the text |
| Caution: | Information requiring particular attention |
| Remark: | Supplementary information |
| Numeral representation: | Binary ................ XXXX or XXXXB |
|  | Decimal ............. XXXX |
|  | Hexadecimal...... XXXXH |

## Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

## $\star$ - Documents Common to $78 \mathrm{~K} / 0$ Series

| Document Name |  | Document No. |
| :--- | :--- | :--- |
| User's Manual Instructions | Basic I | This manual |
|  | Basic II | U12704E |
|  | Basic III | U10121E |

Note Some subseries may not be covered.

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

## CONTENTS

CHAPTER 1 MEMORY SPACE ..... 12
1.1 Memory Spaces ..... 12
1.2 Internal Program Memory (Internal ROM) Space ..... 12
1.3 Vector Table Area ..... 12
1.4 CALLT Instruction Table Area ..... 12
1.5 CALLF Instruction Entry Area ..... 12
1.6 Internal Data Memory (Internal RAM) Space ..... 12
1.7 Special Function Register (SFR) Area ..... 13
1.8 External Memory Space ..... 13
1.9 IEBus $^{\text {TM }}$ Register Area ..... 13
CHAPTER 2 REGISTERS ..... 14
2.1 Control Registers ..... 14
2.1.1 Program counter (PC) ..... 14
2.1.2 Program status word (PSW) ..... 14
2.1.3 Stack pointer (SP) ..... 16
2.2 General-Purpose Registers ..... 17
2.3 Special Function Registers (SFRs) ..... 19
CHAPTER 3 ADDRESSING ..... 20
3.1 Instruction Address Addressing ..... 20
3.1.1 Relative addressing ..... 20
3.1.2 Immediate addressing ..... 21
3.1.3 Table indirect addressing ..... 22
3.1.4 Register addressing ..... 23
3.2 Operand Address Addressing ..... 24
3.2.1 Implied addressing ..... 24
3.2.2 Register addressing ..... 25
3.2.3 Direct addressing ..... 26
3.2.4 Short direct addressing ..... 27
3.2.5 Special-function register (SFR) addressing ..... 28
3.2.6 Register indirect addressing ..... 29
3.2.7 Based addressing ..... 30
3.2.8 Based indexed addressing ..... 30
3.2.9 Stack addressing ..... 31
CHAPTER 4 INSTRUCTION SET ..... 32
4.1 Operation ..... 32
4.1.1 Operand identifiers and description methods ..... 32
4.1.2 Description of "operation" column ..... 33
4.1.3 Description of "flag operation" column ..... 33
4.1.4 Description of number of clocks ..... 34
4.1.5 Instructions listed by addressing type ..... 34
4.2 Instruction Codes ..... 38
4.2.1 Description of instruction code table ..... 38
4.2.2 Instruction code list ..... 39
CHAPTER 5 EXPLANATION OF INSTRUCTIONS ..... 46
5.1 8-Bit Data Transfer Instructions ..... 48
5.2 16-Bit Data Transfer Instructions ..... 51
5.3 8-Bit Operation Instructions ..... 54
5.4 16-Bit Operation Instructions ..... 63
5.5 Multiply/Divide Instructions ..... 67
5.6 Increment/Decrement Instructions ..... 70
5.7 Rotate Instructions ..... 75
5.8 BCD Adjust Instructions ..... 82
5.9 Bit Manipulation Instructions ..... 85
5.10 Call Return Instructions ..... 93
5.11 Stack Manipulation Instructions ..... 101
5.12 Unconditional Branch Instruction ..... 105
5.13 Conditional Branch Instructions ..... 107
5.14 CPU Control Instructions ..... 116
APPENDIX A REVISION HISTORY ..... 123
APPENDIX B INSTRUCTION INDEX (MNEMONIC: BY FUNCTION) ..... 124
APPENDIX C INSTRUCTION INDEX (MNEMONIC: IN ALPHABETICAL ORDER) ..... 126

## LIST OF FIGURES

Figure No. Title
2-1 Program Counter Configuration ..... 14
2-2 Program Status Word Configuration ..... 14
2-3 Stack Pointer Configuration ..... 16
2-4 Data to Be Saved to Stack Memory ..... 16
2-5 Data to Be Reset from Stack Memory ..... 16
2-6 General-Purpose Register Configuration ..... 18

## LIST OF TABLES

Table No. Title Page
2-1 General-Purpose Register Absolute Address Correspondence Table ..... 17
4-1 Operand Identifiers and Description Methods ..... 32

## CHAPTER 1 MEMORY SPACE

### 1.1 Memory Spaces

The 78K/0 Series product program memory map varies depending on the internal memory capacity. For details of memory-mapped address area, refer to the user's manual of each product.

### 1.2 Internal Program Memory (Internal ROM) Space

Each 78K/0 Series product has internal ROM in the address space. Program and table data, etc. are stored $\star$ in the ROM. Normally, this memory space is addressed by the program counter (PC). For details of the internal ROM space, refer to the user's manual of each product.

### 1.3 Vector Table Area

The 64 -byte area 0000 H to 003 FH is reserved as a vector table area. The program start addresses for branch upon RESET input or interrupt request generation are stored in the vector table area. Of the 16-bit address, the $\star$ lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses. For the vector table area, refer to the user's manual of each product.

### 1.4 CALLT Instruction Table Area

The 64 -byte area 0040 H to 007 FH can store the subroutine entry address of a 1-byte call instruction (CALLT).

### 1.5 CALLF Instruction Entry Area

The 2048-byte area 0800 H to 0FFFH can perform a direct subroutine call with a 2-byte call instruction (CALLF).

### 1.6 Internal Data Memory (Internal RAM) Space

$\star \quad 78 \mathrm{~K} / 0$ Series products incorporate the following RAMs. For details of these RAMs, refer to the user's manual of each product.
(1) Internal high-speed RAM

Each 78K/0 Series product incorporates an internal high-speed RAM. In the 32-byte area FEEOH to FEFFH of these areas, 4 banks of general-purpose registers, each bank consisting of eight 8 -bit registers, are allocated.
The internal high-speed RAM can also be used as a stack memory.

## (2) Buffer RAM

There are some products in the $78 \mathrm{~K} / 0$ Series to which buffer RAM is allocated. This RAM is used to store the transfer/receive data of serial interface channel 1 (3-wire serial I/O mode with automatic transfer/receive function). If not used in this mode, the buffer RAM can also be used as an ordinary RAM area.
(3) RAM for VFD display

There are some products in the $78 \mathrm{~K} / 0$ Series to which RAM for VFD display is allocated. This RAM can also be used as an ordinary RAM area.
(4) Internal expansion RAM

There are some products in the $78 \mathrm{~K} / 0$ Series to which internal expansion RAM is allocated.

## (5) RAM for LCD display

There are some products in the 78K/0 Series to which RAM for LCD display is allocated. This RAM can also be used as an ordinary RAM area.

### 1.7 Special Function Register (SFR) Area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FF00H to FFFFH (for details of the special function registers, refer to the user's manual of each product).

Caution Do not access addresses to which SFRs are not allocated. If an address is erroneously accessed, the CPU may become deadlocked.

### 1.8 External Memory Space

This is an external memory space that can be accessed by setting the memory extension mode register. This space can store program and table data, and be assigned peripheral devices.

For details of the products in which an external memory space can be used, refer to the user's manual of each product.

### 1.9 IEBus $^{\text {TM }}$ Register Area

IEBus registers that are used to control the IEBus controller are allocated to the IEBus register area.
For details of the products that incorporate an IEBus controller, refer to the user's manual of each product.

## CHAPTER 2 REGISTERS

### 2.1 Control Registers

The control registers control the program sequence, statuses and stack memory. A program counter, a program status word and a stack pointer are the control registers.

### 2.1.1 Program counter (PC)

The program counter is a 16-bit register that holds the address information of the next program to be executed. In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.
$\overline{\text { RESET }}$ input sets the reset vector table values at addresses 0000 H and 0001 H to the program counter.

Figure 2-1. Program Counter Configuration

## 15

 0PC

### 2.1.2 Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution. Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are automatically reset upon execution of the RETB, RETI and POP PSW instructions. $\overline{\text { RESET }}$ input sets the PSW to 02 H .

Figure 2-2. Program Status Word Configuration


## (1) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledgement operations of the CPU.
When IE $=0$, the IE flag is set to interrupt disable (DI), and interrupts other than non-maskable interrupts are all disabled.
When IE = 1 , the IE flag is set to interrupt enable (EI), and interrupt request acknowledgement is controlled by an in-service priority flag (ISP), an interrupt mask flag for various interrupt sources, and a priority specification flag.
This flag is reset (0) upon DI instruction execution or interrupt request acknowledgment and is set (1) upon execution of the El instruction.

## (2) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.
(3) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags used to select one of the four register banks.
In these flags, the 2-bit information that indicates the register bank selected by SBL RBn instruction execution is stored.

## (4) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3 , this flag is set (1). It is reset ( 0 ) in all other cases.

## (5) In-service priority flag (ISP)

This flag manages the priority of acknowledgeable maskable vectored interrupts. When ISP $=0$, vectored interrupt requests specified as low priority by the priority specification flag register (PR) are disabled for acknowledgment. Actual acknowledgment for interrupt requests is controlled by the state of the interrupt enable flag (IE).

## (6) Carry flag (CY)

This flag stores an overflow or underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit manipulation instruction execution.

### 2.1.3 Stack pointer (SP)

This is a 16-bit register that holds the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area.

Figure 2-3. Stack Pointer Configuration


The SP is decremented ahead of write (save) to the stack memory and is incremented after read (reset) from the stack memory.

Each stack operation saves/resets data as shown in Figures 2-4 and 2-5.

## Caution Since $\overline{\operatorname{RESET}}$ input makes SP contents undefined, be sure to initialize the SP before instruction

 execution.Figure 2-4. Data to Be Saved to Stack Memory


Figure 2-5. Data to Be Reset from Stack Memory


### 2.2 General-Purpose Registers

General-purpose registers are mapped at particular addresses (FEEOH to FEFFH) of the data memory. These registers consist of 4 banks, each bank consisting of eight 8 -bit registers ( $X, A, C, B, E, D, L$ and $H$ ).

In addition that each register can be used as an 8-bit register, two 8-bit registers in pairs can be used as a 16bit register ( $A X, B C, D E$ and $H L$ ).

General-purpose registers can be described in terms of functional names ( $\mathrm{X}, \mathrm{A}, \mathrm{C}, \mathrm{B}, \mathrm{E}, \mathrm{D}, \mathrm{L}, \mathrm{H}, \mathrm{AX}, \mathrm{BC}, \mathrm{DE}$ and HL ) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set with the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for processing upon interrupt generation for each bank.

Table 2-1. General-Purpose Register Absolute Address Correspondence Table

| Bank Name | Register |  | Absolute Address | Bank Name | Register |  | Absolute Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Functional Name | Absolute <br> Name |  |  | Functional Name | Absolute <br> Name |  |
| BANKO | H | R7 | FEFFH | BANK2 | H | R7 | FEEFH |
|  | L | R6 | FEFEH |  | L | R6 | FEEEH |
|  | D | R5 | FEFDH |  | D | R5 | FEEDH |
|  | E | R4 | FEFCH |  | E | R4 | FEECH |
|  | B | R3 | FEFBH |  | B | R3 | FEEBH |
|  | C | R2 | FEFAH |  | C | R2 | FEEAH |
|  | A | R1 | FEF9H |  | A | R1 | FEE9H |
|  | X | R0 | FEF8H |  | X | R0 | FEE8H |
| BANK1 | H | R7 | FEF7H | BANK3 | H | R7 | FEE7H |
|  | L | R6 | FEF6H |  | L | R6 | FEE6H |
|  | D | R5 | FEF5H |  | D | R5 | FEE5H |
|  | E | R4 | FEF4H |  | E | R4 | FEE4H |
|  | B | R3 | FEF3H |  | B | R3 | FEE3H |
|  | C | R2 | FEF2H |  | C | R2 | FEE2H |
|  | A | R1 | FEF1H |  | A | R1 | FEE1H |
|  | X | Ro | FEFOH |  | X | Ro | FEEOH |

Figure 2-6. General-Purpose Register Configuration
(a) Absolute names

(b) Functional names


### 2.3 Special Function Registers (SFRs)

Unlike a general-purpose register, each special-function register has a special function.
Special function registers are allocated in the 256-byte area FF00H to FFFFH.
Special function registers can be manipulated, like general-purpose registers, by operation, transfer and bit manipulation instructions. The manipulatable bit units (1, 8, and 16) differ depending on the special function register type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation

Describes a symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified by an address.

- 8-bit manipulation

Describes a symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified by an address.

- 16-bit manipulation

Describes a symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When addressing an address, describe an even address.

For details of the special function registers, refer to the user's manual of each product.

## Caution Do not access addresses to which SFRs are not allocated. If an address is erroneously accessed, the CPU may become deadlocked.

## CHAPTER 3 ADDRESSING

### 3.1 Instruction Address Addressing

An instruction address is determined by program counter (PC) contents. The PC contents are normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set to the PC and branched by the following addressing (for details of each instruction, refer to CHAPTER 5 EXPLANATION OF INSTRUCTIONS).

### 3.1.1 Relative addressing

## [Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data $(-128$ to +127$)$ and bit 7 becomes a sign bit. In other words, in relative addressing, the value is relatively transferred to the range between -128 and +127 from the start address of the following instruction.
This function is carried out when the "BR \$addr16" instruction or a conditional branch instruction is executed.

## [Illustration]



When $S=0, \alpha$ indicates all bits " 0 ".
When $S=1, \alpha$ indicates all bits "1".

### 3.1.2 Immediate addressing

## [Function]

Immediate data in the instruction word is transferred to the program counter (PC) and branched.
This function is carried out when the "CALL !addr16" or "BR !addr16" or "CALLF !addr11" instruction is executed. The CALL !addr16 and BR !addr16 instructions can be branched to all memory spaces. The CALLF !addr11 instruction is branched to the area of 0800H to 0FFFH.

## [Illustration]

CALL !addr16, BR !addr16 instruction


CALLF !addr11 instruction


### 3.1.3 Table indirect addressing

## [Function]

Table contents (branch destination address) of the particular location to be addressed by the lower-5-bit immediate data of an instruction code from bit 1 to bit 5 are transferred to the program counter (PC) and branched.
When the "CALLT [addr5]" instruction is executed, table indirect addressing is performed. Executing this instruction enables the value to be branched to all memory spaces referencing the address stored in the memory table of 40 H to 7 FH .
[IIlustration]


### 3.1.4 Register addressing

## [Function]

The register pair (AX) contents to be specified by an instruction word are transferred to the program counter (PC) and branched.
This function is carried out when the " $B R A X$ " instruction is executed.

## [IIlustration]



### 3.2 Operand Address Addressing

The following methods are available to specify the register and memory (addressing) to undergo manipulation during instruction execution.

### 3.2.1 Implied addressing

## [Function]

This addressing automatically specifies the address of the registers that function as an accumulator (A and $A X$ ) in the general-purpose register area.
Of the 78K/0 Series instruction words, the following instructions employ implied addressing.

| Instruction | Register to Be Specified by Implied Addressing |
| :--- | :--- |
| MULU | A register for multiplicand and AX register for product storage |
| DIVUW | AX register for dividend and quotient storage |
| ADJBA/ADJBS | A register for storage of numeric values targeted for decimal correction |
| ROR4/ROL4 | A register for storage of digit data that undergoes digit rotation |

## [Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

## [Description example]

In the case of MULU X
With an 8-bit x 8-bit multiply instruction, the product of the $A$ register and $X$ register is stored in $A X$. In this example, the $A$ and $A X$ registers are specified by implied addressing.

### 3.2.2 Register addressing

## [Function]

Register addressing accesses a general-purpose register as an operand. The general-purpose register to be accessed is specified by the register bank selection flags (RBS0 and RBS1) and the register specification codes (Rn and RPn) in the instruction codes.
Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified by 3 bits in the instruction code.

## [Operand format]

| Identifier |  | Description |
| :---: | :--- | :--- |
| $r$ | $\mathrm{X}, \mathrm{A}, \mathrm{C}, \mathrm{B}, \mathrm{E}, \mathrm{D}, \mathrm{L}, \mathrm{H}$ |  |
| $r p$ | $\mathrm{AX}, \mathrm{BC}, \mathrm{DE}, \mathrm{HL}$ |  |

' $r$ ' and 'rp' can be described with absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE and HL).

## [Description example]

MOV A, C; When selecting the $C$ register for $r$


INCW DE; When selecting the DE register pair for rp


### 3.2.3 Direct addressing

## [Function]

Direct addressing directly addresses the memory indicated by the immediate data in the instruction word.

## [Operand format]

| Identifier | Description |
| :---: | :---: |
| addr16 | Label or 16-bit immediate data |

## [Description example]

MOV A, !FE00H; When setting !addr16 to FE00H

| Instruction code | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OOH |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | FEH |

[IIlustration]


### 3.2.4 Short direct addressing

## [Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word. This addressing is applied to the 256-byte fixed space FE20H to FF1FH. An internal high-speed RAM and special function registers (SFRs) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.
The SFR area (FF00H to FF1FH) where short direct addressing is applied is a part of the entire SFR area. Ports that are frequently accessed in a program, a compare register of the timer/event counter and a capture register of the timer/event counter are mapped in the area FF00H through FF1FH, and these SFRs can be manipulated with a small number of bytes and clocks.

When 8 -bit immediate data is at 20 H to FFH , bit 8 of an effective address is set to 0 . When it is at 00 H to 1 FH , bit 8 is set to 1 . See [Illustration] below.

## [Operand format]

| Identifier | Description |
| :---: | :--- |
| saddr | Label or FE20H to FF1FH immediate data |
| saddrp | Label or FE20H to FF1FH immediate data (even address only) |

## [Description example]

MOV FE30H, \#50H; When setting saddr to FE30H and the immediate data to 50 H

$$
\begin{array}{l|llllllll|}
\hline \begin{array}{llllllll}
\hline 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
\text { Instruction code OP code } \\
& \begin{array}{|lllllll}
\hline 0 & 0 & 1 & 1 & 0 & 0 & 0 \\
\hline
\end{array} & 30 \mathrm{H} \text { (saddr-offset) } \\
& \begin{array}{|lllllll}
0 & 1 & 0 & 1 & 0 & 0 & 0
\end{array} & 0 \\
\hline
\end{array} & 50 \mathrm{H} \text { (immediate data) }
\end{array}
$$

## [Illustration]



When 8 -bit immediate data is 20 H to $\mathrm{FFH}, \alpha=0$.
When 8-bit immediate data is 00 H to $1 \mathrm{FH}, \alpha=1$.

### 3.2.5 Special-function register (SFR) addressing

## [Function]

A memory-mapped special function register (SFR) is addressed with 8-bit immediate data in an instruction word.
This addressing is applied to the 240-byte spaces FFOOH to FFCFH and FFEOH to FFFFFH. However, the SFRs mapped at FF00H to FF1FH can be accessed with short direct addressing.

## [Operand format]

| Identifier | Description |
| :---: | :--- |
| sfr | Special function register name |
| sfrp | 16 -bit-manipulatable special function register name (even address only) |

## [Description example]

MOV PMO, A; When selecting PMO for sfr

$$
\begin{aligned}
& \text { Instruction code } \begin{array}{|llllllll|}
\hline 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\
\hline
\end{array} \\
& \qquad \begin{array}{|llllllll|}
\hline 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
2
\end{array} 20 H \text { (sfr-offset) code }
\end{aligned}
$$

[Illustration]


### 3.2.6 Register indirect addressing

## [Function]

Register indirect addressing addresses memory with register pair contents specified as an operand. The register pair to be accessed is specified by the register bank selection flags (RBS0 and RBS1) and the register pair specification in instruction codes.

## [Operand format]

| Identifier |  | Description |
| :---: | :--- | :--- |
| - | $[\mathrm{DE}],[\mathrm{HL}]$ |  |

## [Description example]

MOV A, [DE]; When selecting register pair [DE]

Instruction code | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

[Illustration]


### 3.2.7 Based addressing

## [Function]

8-bit immediate data is added to the contents of the HL register pair as a base register and the sum is used to address the memory. The HL register pair to be accessed is in the register bank specified by the register bank select flag (RBS0 and RBS1). Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

## [Operand format]

| Identifier |  | Description |
| :---: | :--- | :--- |
| - | $[H L+$ byte $]$ |  |

## [Description example]

MOV A, [HL+10H]; When setting byte to 10 H

| Instruction code | 1 0 1 0 1 1 1 0 <br> 0 0 0 1 0 0 0 0 |
| ---: | :--- |

### 3.2.8 Based indexed addressing

## [Function]

The B or C register contents specified in an instruction word are added to the contents of the HL register pair as a base register and the sum is used to address the memory. The HL, B, and C registers to be accessed are registers in the register bank specified by the register bank select flag (RBS0 to RBS1). Addition is performed by expanding the $B$ or $C$ register as a positive number to 16 bits. A carry from the 16 th bit is ignored. This addressing can be carried out for all the memory spaces.

## [Operand format]

| Identifier |  | Description |
| :---: | :--- | :--- |
| - | $[H L+B],[H L+C]$ |  |

## [Description example]

In the case of MOV A, $[\mathrm{HL}+\mathrm{B}]$

| Instruction code | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

### 3.2.9 Stack addressing

## [Function]

The stack area is indirectly addressed with the stack pointer (SP) contents.
This addressing method is automatically employed when the PUSH, POP, subroutine call and RETURN instructions are executed or the register is saved/reset upon generation of an interrupt request. Stack addressing enables addressing of the internal high-speed RAM area only.

## [Description example]

In the case of PUSH DE

Instruction code | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## CHAPTER 4 INSTRUCTION SET

This chapter lists the instructions in the $78 \mathrm{~K} / 0$ Series instruction set. The instructions are common to all 78K/0 Series products.

### 4.1 Operation

$\star \quad$ For the operation list for each product, refer to the user's manual of each product.

### 4.1.1 Operand identifiers and description methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, \#, !, \$ and [ ] are key words and are described as they are. Each symbol has the following meaning.

- \#: Immediate data specification
- !: Absolute address specification
- \$: Relative address specification
- [ ]: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the \#, !, \$ and [ ] symbols.

For operand register identifiers, $r$ and $r p$, either function names ( $X, A, C$, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 4-1. Operand Identifiers and Description Methods

| Identifier | Description Method |
| :---: | :---: |
| rp sfr sfrp | $X(R 0), A(R 1), C(R 2), B(R 3), E(R 4), D(R 5), L(R 6), H(R 7)$ <br> AX (RP0), BC (RP1), DE (RP2), HL (RP3) <br> Special-function register symbol Note <br> Special-function register symbols (16-bit manipulatable register even addresses only) ${ }^{\text {Note }}$ |
| saddr <br> saddrp | FE20H to FF1FH Immediate data or labels FE20H to FF1FH Immediate data or labels (even addresses only) |
| addr16 <br> addr11 <br> addr5 | 0000 H to FFFFH Immediate data or labels (Only even addresses for 16 -bit data transfer instructions) 0800H to 0FFFH Immediate data or labels 0040H to 007FH Immediate data or labels (even addresses only) |
| word <br> byte <br> bit | 16-bit immediate data or label 8 -bit immediate data or label 3-bit immediate data or label |
| RBn | RB0 to RB3 |

Note FFDOH to FFDFH are not addressable.

Remark Refer to the user's manual of each product for the symbols of special function registers.

### 4.1.2 Description of "operation" column

A: A register; 8-bit accumulator
X: $\quad \mathrm{X}$ register
B: B register
C: C register
D: D register
E: E register
H: H register
L: L register
AX: AX register pair; 16-bit accumulator
$B C$ : $\quad B C$ register pair
DE: DE register pair
HL: HL register pair
PC: Program counter
SP: Stack pointer
PSW: Program status word
CY: Carry flag
AC: Auxiliary carry flag
Z: Zero flag
RBS: Register bank select flag
IE: Interrupt request enable flag
NMIS: Flag indicating non-maskable interrupt servicing in progress
( ): Memory contents indicated by address or register contents in parentheses
Хн, $^{\text {XL: }}$ Higher 8 bits and lower 8 bits of 16-bit register
$\Lambda$ : Logical product (AND)
V: Logical sum (OR)
V: Exclusive logical sum (exclusive OR)
-: Inverted data
addr16: 16-bit immediate data or label
jdisp8: Signed 8-bit data (displacement value)

### 4.1.3 Description of "flag operation" column

(Blank): Unchanged
0: Cleared to 0
1: $\quad$ Set to 1
$x$ : $\quad$ Set/cleared according to the result
R: Previously saved value is restored

### 4.1.4 Description of number of clocks

1 instruction clock cycle is 1 CPU clock cycle (fcpu) selected by the processor clock control register (PCC).

### 4.1.5 Instructions listed by addressing type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

| 2nd Operand <br> 1st Operand | \#byte | A | ${ }^{\text {Note }}$ | sfr | saddr | !addr16 | PSW | [DE] | [HL] | [HL+byte] <br> [HL+B] <br> [ $\mathrm{HL}+\mathrm{C}$ ] | \$addr16 | 1 | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP |  | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> subc <br> AND <br> OR <br> XOR <br> CMP | mov | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP |  | ROR <br> ROL <br> RORC <br> ROLC |  |
| r | MOV | MOV <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { INC } \\ & \text { DEC } \end{aligned}$ |
| B, C |  |  |  |  |  |  |  |  |  |  | DBNZ |  |  |
| sfr | MOV | MOV |  |  |  |  |  |  |  |  |  |  |  |
| saddr | MOV <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV |  |  |  |  |  |  |  |  | DBNZ |  | $\begin{aligned} & \text { INC } \\ & \text { DEC } \end{aligned}$ |
| !addr16 |  | MOV |  |  |  |  |  |  |  |  |  |  |  |
| PSW | MOV | MOV |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { PUSH } \\ & \text { POP } \end{aligned}$ |
| [DE] |  | MOV |  |  |  |  |  |  |  |  |  |  |  |
| [HL] |  | MOV |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ROR4 } \\ & \text { ROL4 } \end{aligned}$ |
| [HL+byte] <br> [ $\mathrm{HL}+\mathrm{B}$ ] <br> $[\mathrm{HL}+\mathrm{C}]$ |  | MOV |  |  |  |  |  |  |  |  |  |  |  |
| x |  |  |  |  |  |  |  |  |  |  |  |  | MULU |
| C |  |  |  |  |  |  |  |  |  |  |  |  | DIVUW |

Note Except $r=A$.
(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

|  | \#word | AX | $r p^{\text {Note }}$ | sfrp | saddrp | !addr16 | SP | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AX | ADDW <br> SUBW <br> CMPW |  | MOVW XCHW | MOVW | MOVW | MOVW | MOVW |  |
| rp | MOVW | MOVW ${ }^{\text {Note }}$ |  |  |  |  |  | INCW DECW PUSH POP |
| sfrp | MOVW | MOVW |  |  |  |  |  |  |
| saddrp | MOVW | MOVW |  |  |  |  |  |  |
| !addr16 |  | MOVW |  |  |  |  |  |  |
| SP | MOVW | MOVW |  |  |  |  |  |  |

Note Only when $r p=B C$, DE or HL.

## (3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

| ```2nd Operand \\ 1st Operand``` | A.bit | sfr.bit | saddr.bit | PSW.bit | [HL].bit | CY | \$addr16 | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A.bit |  |  |  |  |  | MOV1 | BT <br> BF <br> BTCLR | $\begin{aligned} & \text { SET1 } \\ & \text { CLR1 } \end{aligned}$ |
| sfr.bit |  |  |  |  |  | MOV1 | BT <br> BF <br> BTCLR | SET1 <br> CLR1 |
| saddr.bit |  |  |  |  |  | MOV1 | BT <br> BF <br> BTCLR | SET1 <br> CLR1 |
| PSW.bit |  |  |  |  |  | MOV1 | BT <br> BF <br> BTCLR | SET1 <br> CLR1 |
| [HL].bit |  |  |  |  |  | MOV1 | BT <br> BF <br> BTCLR | SET1 <br> CLR1 |
| CY | MOV1 <br> AND1 <br> OR1 <br> XOR1 | MOV1 <br> AND1 <br> OR1 <br> XOR1 | MOV1 <br> AND1 <br> OR1 <br> XOR1 | MOV1 <br> AND1 <br> OR1 <br> XOR1 | MOV1 <br> AND1 <br> OR1 <br> XOR1 |  |  | SET1 <br> CLR1 <br> NOT1 |

(4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

| 2nd Operand <br> 1st Operand | AX | !addr16 | !addr11 | [addr5] | \$addr16 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Basic Instructions | BR | CALL BR | CALLF | CALLT | BR <br> BC <br> BNC <br> BZ <br> BNZ |
| Compound Instructions |  |  |  |  | BT <br> BF <br> BTCLR <br> DBNZ |

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

### 4.2 Instruction Codes

### 4.2.1 Description of instruction code table

$r$

| $R_{2}$ | $R_{1}$ | $R_{0}$ | reg |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $R 0$ | $X$ |
| 0 | 0 | 1 | $R 1$ | $A$ |
| 0 | 1 | 0 | $R 2$ | $C$ |
| 0 | 1 | 1 | $R 3$ | $B$ |
| 1 | 0 | 0 | $R 4$ | $E$ |
| 1 | 0 | 1 | $R 5$ | $D$ |
| 1 | 1 | 0 | $R 6$ | $L$ |
| 1 | 1 | 1 | $R 7$ | $H$ |

rp

| $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | reg-pair |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | RP0 | AX |
| 0 | 1 | $R P 1$ | BC |
| 1 | 0 | $R P 2$ | DE |
| 1 | 1 | $R P 3$ | HL |

RB

| $R_{1}$ | $R^{2} 0$ | reg-bank |
| :---: | :---: | :---: |
| 0 | 0 | RB0 |
| 0 | 1 | RB1 |
| 1 | 0 | $R B 2$ |
| 1 | 1 | $R B 3$ |

$\mathrm{Bn}: \quad$ Immediate data corresponding to bit
Data: 8-bit immediate data corresponding to byte
Low/High byte: 16-bit immediate data corresponding to word
Saddr-offset: 16-bit address lower 8-bit offset data corresponding to saddr
Sfr-offset: $\quad$ sfr 16-bit address lower 8-bit offset data
Low/High addr: 16-bit immediate data corresponding to addr16
jdisp: Signed two's complement data (8 bits) of relative address distance between the start and branch addresses of the next instruction
fa10 to fao: $\quad 11$ bits of immediate data corresponding to addr11
ta4 to tao: $\quad 5$ bits of immediate data corresponding to addr5

### 4.2.2 Instruction code list

| Instruction Group | Mnemonic | Operands | Operation Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |
| 8-Bit Data <br> Transfer | MOV | r,\#byte | $10100 R_{2} R_{1} R_{0}$ | Data |  |  |
|  |  | saddr,\#byte | 00010001 | Saddr-offset | Data |  |
|  |  | sfr,\#byte | 00010011 | Sfr-offset | Data |  |
|  |  | A,r Note | $01100 R_{2} R_{1} R_{0}$ |  |  |  |
|  |  | r,A Note | $01110 R_{2} R_{1} R_{0}$ |  |  |  |
|  |  | A,saddr | 11110000 | Saddr-offset |  |  |
|  |  | saddr,A | 11110010 | Saddr-offset |  |  |
|  |  | A,sfr | 11110100 | Sfr-offset |  |  |
|  |  | sfr,A | 11110110 | Sfr-offset |  |  |
|  |  | A,!addr16 | 10001110 | Low addr | High addr |  |
|  |  | !addr16, A | 10011110 | Low addr | High addr |  |
|  |  | PSW,\#byte | 00010001 | 00011110 | Data |  |
|  |  | A,PSW | 11110000 | 000111110 |  |  |
|  |  | PSW,A | 11110010 | 00011110 |  |  |
|  |  | A,[DE] | 10000101 |  |  |  |
|  |  | [DE],A | 10010101 |  |  |  |
|  |  | A,[HL] | 10000111 |  |  |  |
|  |  | [HL],A | 10010111 |  |  |  |
|  |  | A,[HL+byte] | 10101110 | Data |  |  |
|  |  | [HL+byte],A | 10111110 | Data |  |  |
|  |  | A,[HL+B] | 10101011 |  |  |  |
|  |  | [ $\mathrm{HL}+\mathrm{B}], \mathrm{A}$ | 10111011 |  |  |  |
|  |  | A,[HL+C] | 10101010 |  |  |  |
|  |  | [HL+C],A | 10111010 |  |  |  |
|  | XCH | A,r Note |  |  |  |  |
|  |  | A,saddr | 10000011 | Saddr-offset |  |  |
|  |  | A,sfr | 10010011 | Sfr-offset |  |  |
|  |  | A,!addr16 | 11001110 | Low addr | High addr |  |
|  |  | A,[DE] | 00000101 |  |  |  |
|  |  | A,[HL] | 00000111 |  |  |  |
|  |  | A,[HL+byte] | 11011110 | Data |  |  |
|  |  | A,[HL+B] | 00110001 | 1000010011 |  |  |
|  |  | A,[HL+C] | 00110001 | 10001010 |  |  |

Note Except $r=A$.

| Instruction Group | Mnemonic | Operands | Operation Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |
| 16-Bit Data <br> Transfer | MOVw | rp,\#word | $00010 \mathrm{P}_{1} \mathrm{P}_{0} 0$ | Low byte | High byte |  |
|  |  | saddrp,\#word | 11101110 | Saddr-offset | Low byte | High byte |
|  |  | sfrp,\#word | 11111110 | Sfr-offset | Low byte | High byte |
|  |  | AX,saddrp | 10001001 | Saddr-offset |  |  |
|  |  | saddrp,AX | 10011001 | Saddr-offset |  |  |
|  |  | AX,sfrp | 10101001 | Sfr-offset |  |  |
|  |  | sfrp,AX | 10111001 | Sfr-offset |  |  |
|  |  | AX,rp Note 1 | $11000 P_{1} P_{0} 0$ |  |  |  |
|  |  | rp,AX Note 1 | $11010 P_{1} P_{0} 0$ |  |  |  |
|  |  | AX,!addr16 | 00000010 | Low addr | High addr |  |
|  |  | !addr16,AX | 00000011 | Low addr | High addr |  |
|  | XCHW | AX,rp Note 1 | $11100 \mathrm{P}_{1} \mathrm{P}_{0} 0$ |  |  |  |
| 8-Bit <br> Operation | ADD | A,\#byte | 00001101 | Data |  |  |
|  |  | saddr,\#byte | 10001000 | Saddr-offset | Data |  |
|  |  | A,r Note 2 | 01100001 | $000018 R_{2} R_{1} R_{0}$ |  |  |
|  |  | r,A | 011000001 | $00000 R_{2} R_{1} R_{0}$ |  |  |
|  |  | A,saddr | 00001110 | Saddr-offset |  |  |
|  |  | A,!addr16 | 00001000 | Low addr | High addr |  |
|  |  | A,[HL] | 000011111 |  |  |  |
|  |  | A,[HL+byte] | 000010001 | Data |  |  |
|  |  | A,[HL+B] | 00110001 | 00001011 |  |  |
|  |  | A,[HL+C] | 0010100011 | 000001010 |  |  |
|  | ADDC | A,\#byte | 001001101 | Data |  |  |
|  |  | saddr,\#byte | 10101000 | Saddr-offset | Data |  |
|  |  | A,r r Note 2 | 01110000011 | $0011018 R_{2} R_{1} R_{0}$ |  |  |
|  |  | r,A | 01100001 | $00100 R_{2} R_{1} R_{0}$ |  |  |
|  |  | A,saddr | 00101110 | Saddr-offset |  |  |
|  |  | A,!addr16 | 00101000 | Low addr | High addr |  |
|  |  | A,[HL] | 00010011111 |  |  |  |
|  |  | A,[HL+byte] | 001010001 | Data |  |  |
|  |  | A,[HL+B] | 00110001 | 00101011 |  |  |
|  |  | A,[HL+C] | 00110001 | 001101010 |  |  |

Notes 1. Only when $r p=B C, D E$ or HL.
2. Except $r=A$.

| Instruction Group | Mnemonic | Operands | Operation Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |
| 8-Bit <br> Operation | SUB | A,\#byte | 000011110101 | Data |  |  |
|  |  | saddr,\#byte | 10010100 | Saddr-offset | Data |  |
|  |  | A,r Note | 01100001 | $0000118 R_{2} R_{1} R_{0}$ |  |  |
|  |  | r,A | 011100001 | $00010 R_{2} R_{1} R_{0}$ |  |  |
|  |  | A,saddr | 000011811110 | Saddr-offset |  |  |
|  |  | A,!addr16 | 0000111000 | Low addr | High addr |  |
|  |  | A,[HL] |  |  |  |  |
|  |  | A,[HL+byte] | 00001181001 | Data |  |  |
|  |  | $\mathrm{A},[\mathrm{HL}+\mathrm{B}]$ | 0001100001 | 000001110011 |  |  |
|  |  | A, $[\mathrm{HL}+\mathrm{C}]$ | 00011100001 | 0000111010 |  |  |
|  | SUBC | A,\#byte | 000111811001 | Data |  |  |
|  |  | saddr,\#byte | 100111000 | Saddr-offset | Data |  |
|  |  | A,r Note | 011100001 |  |  |  |
|  |  | r,A | 01100001 | $00110 R_{2} R_{1} R_{0}$ |  |  |
|  |  | A,saddr | 00011111110 | Saddr-offset |  |  |
|  |  | A,!addr16 | 0001111000 | Low addr | High addr |  |
|  |  | A,[HL] | 0001111011111 |  |  |  |
|  |  | A,[HL+byte] | 00011101001 | Data |  |  |
|  |  | $\mathrm{A},[\mathrm{HL}+\mathrm{B}]$ | 0001100001 | $0 \begin{array}{llllllll} & 0 & 1 & 1 & 1 & 0 & 1 & 1\end{array}$ |  |  |
|  |  | $\mathrm{A},[\mathrm{HL}+\mathrm{C}]$ | 001010001 | 0001111010 |  |  |
|  | AND | A,\#byte | 0100111101 | Data |  |  |
|  |  | saddr,\#byte | 110011000 | Saddr-offset | Data |  |
|  |  | A,r Note | 01100001 | $01010118 R_{2} R_{1} R_{0}$ |  |  |
|  |  | r,A | 011000001 | $01010 R_{2} R_{1} R_{0}$ |  |  |
|  |  | A,saddr | 0110111110 | Saddr-offset |  |  |
|  |  | A,!addr16 | 010011000 | Low addr | High addr |  |
|  |  | A,[HL] | $\begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 1 & 1 & 1\end{array}$ |  |  |  |
|  |  | A,[HL+byte] | 0100101001 | Data |  |  |
|  |  | $\mathrm{A},[\mathrm{HL}+\mathrm{B}]$ | 0001100001 | $0 \begin{array}{llllllll}0 & 1 & 0 & 1 & 1 & 0 & 1 & 1\end{array}$ |  |  |
|  |  | $\mathrm{A},[\mathrm{HL}+\mathrm{C}]$ | 001010001 | 010101010 |  |  |

Note Except $r=A$.

| Instruction | Mnemonic | Operands |  | Operatio | ode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Group |  |  | B1 | B2 | B3 | B4 |
| 8 -Bit | OR | A,\#byte | 01101101 | Data |  |  |
| Operation |  | saddr,\#byte | 11101000 | Saddr-offset | Data |  |
|  |  | A,r Note | 01100001 | 0 1 1 0 1 R2 R1 Ro |  |  |
|  |  | r,A | 01100001 | $01100 R_{2} R_{1} R_{0}$ |  |  |
|  |  | A,saddr | 011001110 | Saddr-offset |  |  |
|  |  | A,!addr16 | 01101000 | Low addr | High addr |  |
|  |  | A,[HL] | 011001111 |  |  |  |
|  |  | A,[HL+byte] | 01101001 | Data |  |  |
|  |  | A,[HL+B] | 00110001 | 011101011 |  |  |
|  |  | A,[HL+C] | 00110001 | 0111001010 |  |  |
|  | XOR | A,\#byte | 01111101 | Data |  |  |
|  |  | saddr,\#byte | 11111000 | Saddr-offset | Data |  |
|  |  | A,r Note | 01100001 | 0 $111111 R_{2} R_{1} \mathrm{R}_{0}$ |  |  |
|  |  | r,A | 01100001 | $0111110 R_{2} R_{1} R_{0}$ |  |  |
|  |  | A,saddr | 011111110 | Saddr-offset |  |  |
|  |  | A,!addr16 | 01111000 | Low addr | High addr |  |
|  |  | A,[HL] | 01111111111 |  |  |  |
|  |  | A,[HL+byte] | 0111110001 | Data |  |  |
|  |  | A,[HL+B] | 00110001 | 011111011 |  |  |
|  |  | A,[HL+C] | 00110001 | 0111111010 |  |  |
|  | CMP | A,\#byte | 01001101 | Data |  |  |
|  |  | saddr,\#byte | 11001000 | Saddr-offset | Data |  |
|  |  | A,r Note | 01100001 | $0100018 R_{2} R_{1} R_{0}$ |  |  |
|  |  | r,A | 01100001 | $01000 R_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ |  |  |
|  |  | A,saddr | 010001110 | Saddr-offset |  |  |
|  |  | A,!addr16 | 01001000 | Low addr | High addr |  |
|  |  | A,[HL] | 010001111 |  |  |  |
|  |  | A,[HL+byte] | 01001001 | Data |  |  |
|  |  | A,[HL+B] | 00110001 | 010001011 |  |  |
|  |  | A,[HL+C] | 00110001 | 0100010010 |  |  |

Note Except $r=A$.

| Instruction <br> Group | Mnemonic | Operands | Operation Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |
| 16-Bit <br> Operation | ADDW | AX,\#word | 11001010 | Low byte | High byte |  |
|  | SUBW | AX,\#word | 110101010 | Low byte | High byte |  |
|  | CMPW | AX,\#word | 111001010 | Low byte | High byte |  |
| Multiply/ divide | MULU | X | 000111000001 | 10001000 |  |  |
|  | DIVUW | C | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | 10000010 |  |  |
| Increment/ decrement | INC | r | $01000 R_{2} R_{1} R_{0}$ |  |  |  |
|  |  | saddr | 10000001 | Saddr-offset |  |  |
|  | DEC | r |  |  |  |  |
|  |  | saddr | 1000100001 | Saddr-offset |  |  |
|  | INCW | rp | $10000 P_{1} P_{0} 0$ |  |  |  |
|  | DECW | rp | $10010 P_{1} P_{0} 0$ |  |  |  |
| Rotate | ROR | A, 1 | 0001000100 |  |  |  |
|  | ROL | A, 1 | 000110001110 |  |  |  |
|  | RORC | A, 1 | 000100001001 |  |  |  |
|  | ROLC | A, 1 | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | ROR4 | [HL] | $0 \begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | 100010000 |  |  |
|  | ROL4 | [HL] | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | 1000000 |  |  |
| BCD <br> Adjust | ADJBA |  | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ | 10000000 |  |  |
|  | ADJBS |  | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ | 10010000 |  |  |
| Bit <br> Manipulation | MOV1 | CY,saddr.bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 00100$ | Saddr-offset |  |
|  |  | CY,sfr.bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 11100$ | Sfr-offset |  |
|  |  | CY,A.bit | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 11100$ |  |  |
|  |  | CY,PSW.bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 01100$ | 000001011110 |  |
|  |  | CY,[HL].bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} 0100$ |  |  |
|  |  | saddr.bit,CY | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 00001$ | Saddr-offset |  |
|  |  | sfr.bit,CY | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 110001$ | Sfr-offset |  |
|  |  | A.bit,CY | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ | $1 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} 110001$ |  |  |
|  |  | PSW.bit,CY | 0101100001 | $0 B_{2} B_{1} B_{0} 00001$ | 000001111110 |  |
|  |  | [HL].bit,CY | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 00001$ |  |  |
|  | AND1 | CY,saddr.bit | 01011100001 | $0 B_{2} B_{1} B_{0} 00101$ | Saddr-offset |  |
|  |  | CY,sfr.bit | 01011100001 | $0 B_{2} B_{1} B_{0} 111101$ | Sfr-offset |  |
|  |  | CY,A.bit | 011000001 | $1 B_{2} B_{1} B_{0} 11101$ |  |  |
|  |  | CY,PSW.bit | 0101100001 | $0 B_{2} B_{1} B_{0} 00101$ |  |  |
|  |  | CY,[HL].bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 00101$ |  |  |


| Instruction <br> Group | Mnemonic | Operands | Operation Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |
| Bit <br> Manipulation | OR1 | CY,saddr.bit | $0 \begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 00110$ | Saddr-offset |  |
|  |  | CY,sfr.bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 111110$ | Sfr-offset |  |
|  |  | CY,A.bit | 011100001 | $1 B_{2} B_{1} B_{0} 11110$ |  |  |
|  |  | CY,PSW.bit | 0101100001 | $0 B_{2} B_{1} B_{0} 00110$ | 0000111110 |  |
|  |  | CY,[HL].bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} 001110$ |  |  |
|  | XOR1 | CY,saddr.bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ |  | Saddr-offset |  |
|  |  | CY,sfr.bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 11 \begin{array}{lllll}1 & 1 & 1\end{array}$ | Sfr-offset |  |
|  |  | CY,A.bit | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 11111111$ |  |  |
|  |  | CY,PSW.bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 001011111$ | 00001111110 |  |
|  |  | CY,[HL].bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 00111111$ |  |  |
|  | SET1 | saddr.bit | $0 B_{2} B_{1} B_{0} 1010$ | Saddr-offset |  |  |
|  |  | sfr.bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 11010$ | Sfr-offset |  |
|  |  | A.bit | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 10010$ |  |  |
|  |  | PSW.bit | $0 B_{2} B_{1} B_{0} 1010$ | 0000111111100 |  |  |
|  |  | [HL].bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} 00010$ |  |  |
|  | CLR1 | saddr.bit | $0 B_{2} B_{1} B_{0} 11011$ | Saddr-offset |  |  |
|  |  | sfr.bit | 010111100001 | $0 B_{2} B_{1} B_{0} 1100111$ | Sfr-offset |  |
|  |  | A.bit | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 1100111$ |  |  |
|  |  | PSW.bit | $0 B_{2} B_{1} B_{0} 11011$ | 000011111110 |  |  |
|  |  | [HL].bit | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 0000111$ |  |  |
|  | SET1 | CY | 0001000000 |  |  |  |
|  | CLR1 | CY | 00010000001 |  |  |  |
|  | NOT1 | CY | 00000000001 |  |  |  |
| Call Return | CALL | !addr16 | 1000111010 | Low addr | High addr |  |
|  | CALLF | !addr11 | 0 fa $\mathrm{l}_{10-8} 11100$ | fa7-0 |  |  |
|  | CALLT | [addr5] | 11 ta4-0 1 |  |  |  |
|  | BRK |  | $1 \begin{array}{llllllll}1 & 1 & 1 & 1 & 1 & 1 & 1\end{array}$ |  |  |  |
|  | RET |  | 10010011111 |  |  |  |
|  | RETB |  | 10001110111 |  |  |  |
|  | RETI |  | 100000111111 |  |  |  |
| Stack <br> Manipulation | PUSH | PSW | 001000010 |  |  |  |
|  |  | rp | $101010 P_{1} P_{0} 1$ |  |  |  |
|  | POP | PSW | 0010000011 |  |  |  |
|  |  | rp | $10110 P_{1} P_{0} 0$ |  |  |  |
|  | MOVW | SP,\#word | $\begin{array}{llllllll}1 & 1 & 1 & 0 & 1 & 1 & 1 & 0\end{array}$ | 0000011111000 | Low byte | High byte |
|  |  | SP,AX | 10001010001 | 0000011111000 |  |  |
|  |  | AX,SP | 10001001 | 00001111100 |  |  |


| Instruction <br> Group | Mnemonic | Operands | Operation Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B1 | B2 | B3 | B4 |
| Unconditional Branch | BR | !addr16 | 100101011 | Low addr | High addr |  |
|  |  | \$addr16 | 11111010 | jdisp |  |  |
|  |  | AX | 00011100001 | 10011000 |  |  |
| Conditional <br> Branch | BC | \$addr16 | 10000011001 | jdisp |  |  |
|  | BNC | \$addr16 | 10001011001 | jdisp |  |  |
|  | BZ | \$addr16 | 10010011001 | jdisp |  |  |
|  | BNZ | \$addr16 | 10011111001 | jdisp |  |  |
|  | BT | saddr.bit,\$addr16 | $1 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} 11100$ | Saddr-offset | jdisp |  |
|  |  | sfr.bit,\$addr16 | 000111000001 | $0 B_{2} B_{1} B_{0} 1011110$ | Sfr-offset | jdisp |
|  |  | A.bit,\$addr16 | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} 1111110$ | jdisp |  |
|  |  | PSW.bit,\$addr16 | $1 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0} 11100$ | 000011111110 | jdisp |  |
|  |  | [HL].bit,\$addr16 | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 001110$ | jdisp |  |
|  | BF | saddr.bit,\$addr16 | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} \quad 000111$ | Saddr-offset | jdisp |
|  |  | sfr.bit,\$addr16 | 0001111000001 | $0 B_{2} B_{1} B_{0} \quad 0 \begin{array}{lllll}1 & 1 & 1\end{array}$ | Sfr-offset | jdisp |
|  |  | A.bit,\$addr16 | 000111000001 | $0 B_{2} B_{1} B_{0} 1 \begin{array}{lllll}1 & 1 & 1 & 1\end{array}$ | jdisp |  |
|  |  | PSW.bit,\$addr16 | 000111000001 | $0 B_{2} B_{1} B_{0} \quad 0001011$ |  | jdisp |
|  |  | [HL].bit,\$addr16 | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} \quad 0 \begin{array}{llll}1 & 1 & 1\end{array}$ | jdisp |  |
|  | BTCLR | saddr.bit,\$addr16 | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} \quad 000001$ | Saddr-offset | jdisp |
|  |  | sfr.bit,\$addr16 | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $0 B_{2} B_{1} B_{0} \quad 0 \quad 1001$ | Sfr-offset | jdisp |
|  |  | A.bit,\$addr16 | 0001111000001 | $0 B_{2} B_{1} B_{0} 111101$ | jdisp |  |
|  |  | PSW.bit,\$addr16 | 000111000001 | $0 B_{2} B_{1} B_{0} \quad 00001$ | 000011811110 | jdisp |
|  |  | [HL].bit,\$addr16 | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | $1 B_{2} B_{1} B_{0} 00101$ | jdisp |  |
|  | DBNZ | B,\$addr16 | $\begin{array}{llllllll}1 & 0 & 0 & 0 & 1 & 0 & 1 & 1\end{array}$ | jdisp |  |  |
|  |  | C,\$addr16 | 1000011010 | jdisp |  |  |
|  |  | saddr,\$addr16 | 0000000100 | Saddr-offset | jdisp |  |
| CPU <br> control | SEL | RBn | $\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 0 & 1\end{array}$ | $11 \mathrm{RB}_{1} 1 \mathrm{RB} 0000$ |  |  |
|  | NOP |  | 000000000 |  |  |  |
|  | EI |  | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 0 & 1 & 0\end{array}$ |  |  |  |
|  | DI |  | $\begin{array}{lllllllll}0 & 1 & 1 & 1 & 1 & 0 & 1 & 1\end{array}$ | $0 \begin{array}{llllllll}0 & 0 & 1 & 1 & 1 & 1 & 0\end{array}$ |  |  |
|  | HALT |  | $\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | 000100000 |  |  |
|  | STOP |  | $\begin{array}{llllllllll}0 & 1 & 1 & 1 & 0 & 0 & 0 & 1\end{array}$ | 00000000 |  |  |

## CHAPTER 5 EXPLANATION OF INSTRUCTIONS

This chapter explains the instructions of $78 \mathrm{~K} / 0$ Series products. Each instruction is described with a mnemonic, including description of multiple operands.

The basic configuration of instruction description is shown on the next page.
$\star \quad$ For the number of instruction bytes and the instruction codes, refer to the user's manual of each product and CHAPTER 4 INSTRUCTION SET, respectively.

All the instructions are common to $78 \mathrm{~K} / 0$ Series products.

## DESCRIPTION EXAMPLE


[Instruction format] MOV dst, src: Indicates the basic description format of the instruction.
[Operation] dst $\leftarrow$ src: Indicates instruction operation using symbols.
[Operand] Indicates operands that can be specified by this instruction. Refer to 4.1 Operation for the description of each operand symbol.

[Flag] Indicates the flag operation that changes by instruction execution.
Each flag operation symbol is shown in the conventions.

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## Conventions

| Symbol | Description |
| :---: | :--- |
| Blank | Unchanged |
| 0 | Cleared to 0 |
| 1 | Set to 1 |
| X | Set or cleared according to the result |
| R | Previously saved value is restored |

[Description]: Describes the instruction operation in detail.

- The contents of the source operand (src) specified by the 2nd operand are transferred to the destination operand (dst) specified by the 1st operand.


## [Description example]

MOV A, \#4DH; 4DH is transferred to the A register.

### 5.1 8-Bit Data Transfer Instructions

The following instructions are 8-bit data transfer instructions.

$$
\begin{aligned}
& \text { MOV ... } 49 \\
& \text { XCH ... } 50
\end{aligned}
$$

## [Instruction format]

MOV dst, src
[Operation] dst $\leftarrow$ src

## [Operand]

| Mnemonic | Operand(dst,src) |  |
| :---: | :---: | :---: |
| MOV | r, \#byte |  |
|  | saddr, \#byte |  |
|  | sfr, \#byte |  |
|  | A, r | Note |
|  | r, A | Note |
|  | A, saddr |  |
|  | saddr, A |  |
|  | A, sfr |  |
|  | sfr, A |  |
|  | A, !addr16 |  |
|  | !addr16, A |  |
|  | PSW, \#byte |  |


| Mnemonic | Operand(dst,src) |
| :---: | :---: |
| MOV | A, PSW |
|  | PSW, A |
|  | A, [DE] |
|  | [DE], A |
|  | A, [HL] |
|  | [HL], A |
|  | A, [HL+byte] |
|  | [HL+byte], A |
|  | A, [HL+B] |
|  | [ $\mathrm{LL}+\mathrm{B}$ ], A |
|  | A, [HL+C] |
|  | [ $\mathrm{HL}+\mathrm{C}$ ], A |

Note Except $\mathrm{r}=\mathrm{A}$

## [Flag]

PSW, \#byte and PSW,
A operands

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

All other operand
combinations

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The contents of the source operand (src) specified by the 2 nd operand are transferred to the destination operand (dst) specified by the 1st operand.
- No interrupts are acknowledged between the MOV PSW, \#byte instruction/MOV PSW, A instruction and the next instruction.


## [Description example]

MOV A, \#4DH; 4DH is transferred to the A register.

## XCH

[Instruction format] XCH dst, src
[Operation] dst $\leftrightarrow$ src

## [Operand]

| Mnemonic | Operand(dst,src) |  |
| :---: | :--- | :--- |
| XCH | A, r | Note |
|  | A, saddr |  |
|  | A, sfr |  |
|  | A, !addr16 |  |
|  | A, [DE] |  |


| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| $\mathbf{X C H}$ | $\mathrm{A},[\mathrm{HL}]$ |
|  | $\mathrm{A},[\mathrm{HL}+$ byte $]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{B}]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{C}]$ |

Note Except $\mathrm{r}=\mathrm{A}$

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The 1st and 2nd operand contents are exchanged.


## [Description example]

XCH A, FEBCH; The A register contents and address FEBCH contents are exchanged.

### 5.2 16-Bit Data Transfer Instructions

The following instructions are 16-bit data transfer instructions.

MOVW ... 52
XCHW ... 53

| MOVW | Move Word |
| :--- | ---: |

## [Instruction format] MOVW dst, src

[Operation] $\quad$ dst $\leftarrow$ src

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| MOVW | rp, \#word |
|  | saddrp, \#word |
|  | sfrp, \#word |
|  | AX, saddrp |
|  | saddrp, AX |
|  | AX, sfrp |


| Mnemonic | Operand(dst,src) |  |
| :---: | :--- | ---: |
| MOVW | sfrp, AX | Note |
|  | AX, rp | Note |
|  | rp, AX |  |
|  | AX, !addr16 |  |
|  | !addr16, AX |  |

Note Only when $\mathrm{rp}=\mathrm{BC}$, DE or HL
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The contents of the source operand (src) specified by the 2nd operand are transferred to the destination operand (dst) specified by the 1st operand.


## [Description example]

MOVW AX, HL; The HL register contents are transferred to the AX register.

## [Caution]

Only an even address can be specified. An odd address cannot be specified.

## XCHW

## [Instruction format] XCHW dst, src

## [Operation] dst $\leftrightarrow$ src

## [Operand]

| Mnemonic | Operand(dst,src) |  |
| :---: | :--- | :--- |
| XCHW | AX, rp | Note |

Note Only when $\mathrm{rp}=\mathrm{BC}, \mathrm{DE}$ or HL

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The 1st and 2nd operand contents are exchanged.


## [Description example]

XCHW AX, BC; The memory contents of the $A X$ register are exchanged with those of the $B C$ register.

### 5.3 8-Bit Operation Instructions

The following are 8-bit operation instructions.

$$
\text { ADD ... } 55
$$

ADDC ... 56
SUB ... 57
SUBC ... 58
AND ... 59
OR ... 60
XOR ... 61
CMP ... 62

## [Instruction format] ADD dst, src

[Operation] dst, $\mathrm{CY} \leftarrow \mathbf{d s t}+$ src

## [Operand]

| Mnemonic | Operand(dst,src) |
| :--- | :--- |
| ADD | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | r, A |
|  | A, saddr |


| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| ADD | A, !addr16 |
|  | A, [HL] |
|  | A, [HL+byte] |
|  | A, $[\mathrm{HL}+\mathrm{B}]$ |
|  | A, $[\mathrm{HL}+\mathrm{C}]$ |

Note Except $r=A$

## [Flag]

| $Z$ | AC | CY |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The destination operand (dst) specified by the 1st operand is added to the source operand (src) specified by the 2nd operand and the result is stored in the CY flag and the destination operand (dst).
- If the addition result shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the addition generates a carry out of bit 7, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the addition generates a carry for bit 4 out of bit 3 , the AC flag is set (1). In all other cases, the AC flag is cleared (0).


## [Description example]

ADD CR10, \#56H; 56H is added to the CR10 register and the result is stored in the CR10 register.

## [Instruction format] ADDC dst, src

[Operation] dst, $\mathrm{CY} \leftarrow$ dst + src + CY

## [Operand]

| Mnemonic | Operand(dst,src) |
| :--- | :--- |
| ADDC | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | r, A |
|  | A, saddr |


| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| ADDC | A, !addr16 |
|  | A, [HL] |
|  | $\mathrm{A},[\mathrm{HL}+$ byte $]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{B}]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{C}]$ |

Note Except $\mathrm{r}=\mathrm{A}$

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The destination operand (dst) specified by the 1st operand, the source operand (src) specified by the 2nd operand and the CY flag are added and the result is stored in the destination operand (dst) and the CY flag. The CY flag is added to the least significant bit. This instruction is mainly used to add two or more bytes.
- If the addition result shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the addition generates a carry out of bit 7, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the addition generates a carry for bit 4 out of bit 3 , the AC flag is set (1). In all other cases, the AC flag is cleared (0).


## [Description example]

ADDC A, [HL+B]; The A register contents and the contents at address (HL register + (B register)) and the CY flag are added and the result is stored in the A register.

## [Instruction format] SUB dst, src

$$
\text { [Operation] } \quad \text { dst, CY } \leftarrow \text { dst - src }
$$

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| SUB | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | r, A |
|  | A, saddr |


| Mnemonic | Operand(dst,src) |
| :---: | :---: |
| SUB | A, !addr16 |
|  | A, [HL] |
|  | A, [HL+byte] |
|  | A, [HL+B] |
|  | A, [ $\mathrm{HL}+\mathrm{C}$ ] |

Note Except $\mathrm{r}=\mathrm{A}$

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified by the 2nd operand is subtracted from the destination operand (dst) specified by the 1st operand and the result is stored in the destination operand (dst) and the CY flag. The destination operand can be cleared to 0 by equalizing the source operand (src) and the destination operand (dst).
- If the subtraction shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the subtraction generates a borrow out of bit 7, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow for bit 3 out of bit 4 , the $A C$ flag is set (1). In all other cases, the AC flag is cleared (0).


## [Description example]

SUB D, A; The A register is subtracted from the $D$ register and the result is stored in the $D$ register.

## [Instruction format] SUBC dst, src

[Operation] dst, CY $\leftarrow$ dst - src -CY

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| sUBC | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | r, A |
|  | A, saddr |


| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| SUBC | A, !addr16 |
|  | A, [HL] |
|  | A, [HL+byte] |
|  | A, $[\mathrm{HL}+\mathrm{B}]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{C}]$ |

Note Except $\mathrm{r}=\mathrm{A}$

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified by the 2nd operand and the CY flag are subtracted from the destination operand (dst) specified by the 1st operand and the result is stored in the destination operand (dst). The CY flag is subtracted from the least significant bit. This instruction is mainly used for subtraction of two or more bytes.
- If the subtraction shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the subtraction generates a borrow out of bit 7 , the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow for bit 3 out of bit 4 , the $A C$ flag is set (1). In all other cases, the AC flag is cleared (0).


## [Description example]

SUBC A, [HL]; The (HL register) address contents and the CY flag are subtracted from the A register and the result is stored in the A register.

And

## [Instruction format] AND dst, src

$$
\text { [Operation] } \quad \mathrm{dst} \leftarrow \mathrm{dst} \wedge \text { src }
$$

## [Operand]

| Mnemonic | Operand(dst,src) |
| :--- | :--- |
| AND | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | r, A |
|  | A, saddr |


| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| AND | A, !addr16 |
|  | $\mathrm{A},[\mathrm{HL}]$ |
|  | $\mathrm{A},[\mathrm{HL}+$ byte $]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{B}]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{C}]$ |

Note Except $r=A$

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ |  |  |

## [Description]

- Bit-wise logical product is obtained from the destination operand (dst) specified by the 1 st operand and the source operand (src) specified by the 2nd operand and the result is stored in the destination operand (dst).
- If the logical product shows that all bits are 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).


## [Description example]

AND FEBAH, \#11011100B; Bit-wise logical product of FEBAH contents and 11011100 B is obtained and the result is stored at FEBAH.

## OR

## [Instruction format] OR dst, src

[Operation] $\quad \mathbf{d s t} \leftarrow \mathbf{d s t} \vee$ src

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| OR | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | r, A |
|  | A, saddr |


| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| OR | A, !addr16 |
|  | $\mathrm{A},[\mathrm{HL}]$ |
|  | $\mathrm{A},[\mathrm{HL}+$ byte $]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{B}]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{C}]$ |

Note Except $\mathrm{r}=\mathrm{A}$
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ |  |  |

## [Description]

- The bit-wise logical sum is obtained from the destination operand (dst) specified by the 1 st operand and the source operand (src) specified by the 2nd operand and the result is stored in the destination operand (dst).
- If the logical sum shows that all bits are 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).


## [Description example]

OR A, FE98H; The bit-wise logical sum of the A register and FE98H is obtained and the result is stored in the A register.

## [Instruction format] XOR dst, src

$$
\text { [Operation] } \quad \text { dst } \leftarrow \text { dst } \forall \text { src }
$$

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| XOR | A, \#byte |
|  | saddr, \#byte |
|  | A, r |
|  | r, A |
|  | A, saddr |


| Mnemonic | Operand(dst,src) |
| :--- | :--- |
| XOR | A, !addr16 |
|  | $\mathrm{A},[\mathrm{HL}]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{byte}]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{B}]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{C}]$ |

Note Except $r=A$

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ |  |  |

## [Description]

- The bit-wise exclusive logical sum is obtained from the destination operand (dst) specified by the 1 st operand and the source operand (src) specified by the 2nd operand and the result is stored in the destination operand (dst).
Logical negation of all bits of the destination operand (dst) is possible by selecting \#0FFH for the source operand (src) with this instruction.
- If the exclusive logical sum shows that all bits are 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).


## [Description example]

XOR A, L; The bit-wise exclusive logical sum of the $A$ and $L$ registers is obtained and the result is stored in the A register.

## CMP

## [Instruction format] CMP dst, src

## [Operation] dst - src

## [Operand]

| Mnemonic | Operand(dst,src) |  |
| :---: | :--- | ---: |
| CMP | A, \#byte |  |
|  | saddr, \#byte |  |
|  | A, r | Note |
|  | r, A |  |
|  | A, saddr |  |


| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| CMP | A, !addr16 |
|  | $\mathrm{A},[\mathrm{HL}]$ |
|  | $\mathrm{A},[\mathrm{HL}+$ byte $]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{B}]$ |
|  | $\mathrm{A},[\mathrm{HL}+\mathrm{C}]$ |

Note Except $\mathrm{r}=\mathrm{A}$

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified by the 2nd operand is subtracted from the destination operand (dst) specified by the 1st operand.
The subtraction result is not stored anywhere and only the $Z, A C$ and $C Y$ flags are changed.
- If the subtraction result is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the subtraction generates a borrow out of bit 7 , the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow for bit 3 out of bit 4 , the $A C$ flag is set (1). In all other cases, the AC flag is cleared (0).


## [Description example]

CMP FE38H, \#38H; 38 H is subtracted from the contents at address FE38H and only the flags are changed (comparison of contents at address FE38H and the immediate data).

### 5.4 16-Bit Operation Instructions

The following are 16-bit operation instructions.

$$
\begin{aligned}
& \text { ADDW ... } 64 \\
& \text { SUBW ... } 65 \\
& \text { CMPW ... } 66
\end{aligned}
$$

## ADDW

## [Instruction format] ADDW dst, src

[Operation]
dst, $\mathrm{CY} \leftarrow$ dst + src

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| ADDW | AX, \#word |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The destination operand (dst) specified by the 1 st operand is added to the source operand (src) specified by the 2nd operand and the result is stored in the destination operand (dst).
- If the addition result shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the addition generates a carry out of bit 15 , the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- As a result of addition, the AC flag becomes undefined.


## [Description example]

ADDW AX, \#ABCDH; ABCDH is added to the AX register and the result is stored in the AX register.

## SUBW

## [Instruction format] SUBW dst, src

$$
\text { [Operation] } \quad \text { dst, } \mathrm{CY} \leftarrow \text { dst - src }
$$

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| SUBW | AX, \#word |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified by the 2nd operand is subtracted from the destination operand (dst) specified by the 1st operand and the result is stored in the destination operand (dst) and the CY flag.
The destination operand can be cleared to 0 by equalizing the source operand (src) and the destination operand (dst).
- If the subtraction shows that dst is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the subtraction generates a borrow out of bit 15 , the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- As a result of subtraction, the AC flag becomes undefined.


## [Description example]

SUBW AX, \#ABCDH; ABCDH is subtracted from the AX register contents and the result is stored in the AX register.

## CMPW

## [Instruction format] CMPW dst, src

[Operation] dst - src
[Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :---: |
| CMPW | AX, \#word |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The source operand (src) specified by the 2nd operand is subtracted from the destination operand (dst) specified by the 1st operand.
The subtraction result is not stored anywhere and only the $Z, A C$ and $C Y$ flags are changed.
- If the subtraction result is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the subtraction generates a borrow out of bit 15, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- As a result of subtraction, the AC flag becomes undefined.


## [Description example]

CMPW AX, \#ABCDH; ABCDH is subtracted from the AX register and only the flags are changed (comparison of the $A X$ register and the immediate data).

### 5.5 Multiply/Divide Instructions

The following are multiply/divide instructions.

MULU ... 68
DIVUW ... 69
[Instruction format] MULU src
[Operation] $\quad \mathbf{A X} \leftarrow \mathbf{A} \times$ src

## [Operand]

| Mnemonic | Operand(src) |
| :---: | :--- |
| MULU | X |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The A register contents and the source operand (src) data are multiplied as unsigned data and the result is stored in the AX register.


## [Description example]

MULU X; The A register contents and the X register contents are multiplied and the result is stored in the AX register.

## [Instruction format]

DIVUW dst
[Operation] $\quad A X$ (quotient), dst (remainder) $\leftarrow A X \div$ dst

## [Operand]

| Mnemonic |  |
| :---: | :--- |
| DIVUW | C |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The AX register contents are divided by the destination operand (dst) contents and the quotient and the remainder are stored in the AX register and the destination operand (dst), respectively.
Division is executed using the AX register and destination operand (dst) contents as unsigned data.
However, when the destination operand (dst) is 0 , the $X$ register contents are stored in the $C$ register and AX becomes OFFFFH.


## [Description example]

DIVUW C; The $A X$ register contents are divided by the $C$ register contents and the quotient and the remainder are stored in the $A X$ register and the $C$ register, respectively.

### 5.6 Increment/Decrement Instructions

The following are increment/decrement instructions.

INC ... 71
DEC ... 72
INCW ... 73
DECW ... 74

## [Instruction format] INC dst

$$
\text { [Operation] } \quad \text { dst } \leftarrow \text { dst }+1
$$

## [Operand]

| Mnemonic | Operand(dst) |
| :---: | :--- |
| INC | $r$ |
|  | saddr |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ |  |

## [Description]

- The destination operand (dst) contents are incremented by only one.
- If the increment result is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).
- If the increment generates a carry for bit 4 out of bit 3 , the AC flag is set (1). In all other cases, the AC flag is cleared (0).
- Because this instruction is frequently used for increment of a counter for repeated operations and an indexed addressing offset register, the CY flag contents are not changed (to hold the CY flag contents in multiplebyte operation).


## [Description example]

INC B; The B register is incremented.

## DEC

## [Instruction format]

DEC dst
[Operation] $\quad$ dst $\leftarrow$ dst - 1

## [Operand]

| Mnemonic | Operand(dst) |
| :---: | :--- |
| DEC | $r$ |
|  | saddr |

## [Flag]

| $Z$ | AC | CY |
| :---: | :---: | :---: |
| $\times$ | $\times$ |  |

## [Description]

- The destination operand (dst) contents are decremented by only one.
- If the decrement result is 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared ( 0 ).
- If the decrement generates a carry for bit 3 out of bit 4 , the AC flag is set (1). In all other cases, the AC flag is cleared (0).
- Because this instruction is frequently used for decrement of a counter for repeated operations and an indexed addressing offset register, the CY flag contents are not changed (to hold the CY flag contents in multiplebyte operation).
- If dst is the B or C register or saddr, and it is not desired to change the AC and CY flag contents, the DBNZ instruction can be used.


## [Description example]

DEC FE92H; The contents at address FE92H are decremented.

## [Instruction format] INCW dst

$$
\text { [Operation] } \quad \text { dst } \leftarrow d s t+1
$$

## [Operand]

| Mnemonic | Operand(dst) |
| :---: | :--- |
| INCW | rp |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The destination operand (dst) contents are incremented by only one.
- Because this instruction is frequently used for increment of a register (pointer) used for addressing, the $Z$, AC and CY flag contents are not changed.


## [Description example]

INCW HL; The HL register is incremented.

## DECW

## [Instruction format] DECW dst

[Operation] $\quad$ dst $\leftarrow$ dst - 1
[Operand]

| Mnemonic | Operand (dst) |
| :---: | :--- |
| DECW | rp |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :--- | :--- | :--- |
|  |  |  |

## [Description]

- The destination operand (dst) contents are decremented by only one.
- Because this instruction is frequently used for decrement of a register (pointer) used for addressing, the Z, AC and CY flag contents are not changed.


## [Description example]

DECW DE; The DE register is decremented.

### 5.7 Rotate Instructions

The following are rotate instructions.

ROR ... 76
ROL ... 77
RORC ... 78
ROLC ... 79
ROR4 ... 80
ROL4 ... 81

## [Instruction format] ROR dst, cnt

[Operation] $\left(C Y\right.$, dst $7 \leftarrow$ dsto, dst $_{\mathrm{m}-1} \leftarrow$ dstm $) \times$ one time
[Operand]

| Mnemonic | Operand(dst,cnt) |
| :---: | :---: |
| ROR | A, 1 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The destination operand (dst) contents specified by the 1st operand are rotated to the right just once.
- The LSB (bit 0) contents are simultaneously rotated to MSB (bit 7) and transferred to the CY flag.



## [Description example]

ROR A, 1; The A register contents are rotated one bit to the right.
[Instruction format] ROL dst, cnt
[Operation] $\quad\left(C Y\right.$, dst $0 \leftarrow$ dst 7, dst $_{\mathrm{m}+1} \leftarrow$ dst $\left._{\mathrm{m}}\right) \times$ one time

## [Operand]

| Mnemonic | Operand(dst,cnt) |
| :---: | :--- |
| ROL | A, 1 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The destination operand (dst) contents specified by the 1st operand are rotated to the left just once.
- The MSB (bit 7) contents are simultaneously rotated to LSB (bit 0) and transferred to the CY flag.



## [Description example]

ROL A, 1; The A register contents are rotated to the left by one bit.
[Instruction format] RORC dst, cnt
[Operation] $\quad\left(C Y \leftarrow\right.$ dsto $^{0}$, dst $7 \leftarrow C Y$, dst $_{\mathrm{m}-1} \leftarrow$ dst $\left._{\mathrm{m}}\right) \times$ one time
[Operand]

| Mnemonic | Operand(dst,cnt) |
| :---: | :---: |
| RORC | A, 1 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The destination operand (dst) contents specified by the 1st operand are rotated just once to the right with carry.



## [Description example]

RORC A, 1; The A register contents are rotated to the right by one bit including the CY flag.

## ROLC

## [Instruction format] ROLC dst, cnt

[Operation] $\left(C Y \leftarrow\right.$ dst 7, dst $0 \leftarrow C Y$, dst $_{m+1} \leftarrow$ dstm $) \times$ one time
[Operand]

| Mnemonic | Operand(dst,cnt) |
| :---: | :---: |
| ROLC | A, 1 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The destination operand (dst) contents specified by the 1 st operand are rotated just once to the left with carry.



## [Description example]

ROLC A, 1; The A register contents are rotated to the left by one bit including the CY flag.

## [Instruction format] ROR4 dst

[Operation] $\quad \mathbf{A}_{3-0} \leftarrow(\text { dst })_{3-0},(\text { dst })_{7-4} \leftarrow$ A $_{3-0}$, (dst) $)_{3-0} \leftarrow$ (dst) $)_{-4}$

## [Operand]

| Mnemonic | Operand(dst) |  |
| :---: | :---: | :---: |
| ROR4 | $[\mathrm{HL}]$ |  |

Note Specify an area other than the SFR area as operand [HL].
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The lower 4 bits of the A register and the 2-digit data (4-bit data) of the destination operand (dst) are rotated to the right.
The higher 4 bits of the A register remain unchanged.



## [Description example]

ROR4 [HL]; Rightward digit rotation is executed with the memory contents specified by the A and HL registers.


## ROL4

## [Instruction format] ROL4 dst



## [Operand]

| Mnemonic | Operand(dst) |  |
| :---: | :--- | :--- |
| ROL4 | $[\mathrm{HL}]$ | Note |

Note Specify an area other than the SFR area as operand [HL].

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The lower 4 bits of the A register and the 2-digit data (4-bit data) of the destination operand (dst) are rotated to the left.
The higher 4 bits of the A register remain unchanged.



## [Description example]

ROL4 [HL]; Leftward digit rotation is executed with the memory contents specified by the A and HL registers.

| Before Execution | A |  | (HL) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 4 | 3 | 4 | 3 |
|  | 0001 | 0010 | 0100 | 1000 |
| After Execution | 0001 | 0100 | 1000 | 0010 |

### 5.8 BCD Adjust Instructions

The following are BCD adjust instructions.

ADJBA ... 83
ADJBS ... 84

## ADJBA

## [Instruction format]

## [Operation]

ADJBA

Decimal Adjust Accumulator for Addition

## [Operand]

None

## [Flag]

| $Z$ | AC | CY |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The A register, CY flag and AC flag are decimally adjusted from their contents. This instruction carries out an operation having meaning only when the BCD (binary coded decimal) data is added and the addition result is stored in the A register (in all other cases, the instruction carries out an operation having no meaning). See the table below for the adjustment method.
- If the adjustment result shows that the A register contents are 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared ( 0 ).

| Condition |  | Operation |
| :---: | :---: | :---: |
| $\mathrm{A}_{3}$ to $\mathrm{A}_{0} \leq 9$ | $\mathrm{A}_{7}$ to $\mathrm{A}_{4} \leq 9$ and $\mathrm{CY}=0$ | $\mathrm{A} \leftarrow \mathrm{A}, \mathrm{CY} \leftarrow 0, \mathrm{AC} \leftarrow 0$ |
| $\mathrm{AC}=0$ | $\mathrm{A}_{7}$ to $\mathrm{A}_{4} \geq 10$ or $\mathrm{CY}=1$ | $\mathrm{A} \leftarrow \mathrm{A}+01100000 \mathrm{~B}, \mathrm{CY} \leftarrow 1, \mathrm{AC} \leftarrow 0$ |
| $\mathrm{A}_{3}$ to $\mathrm{A}_{0} \geq 10$ | $\mathrm{A}_{7}$ to $\mathrm{A}_{4}<9$ and $\mathrm{CY}=0$ | $\mathrm{A} \leftarrow \mathrm{A}+00000110 \mathrm{~B}, \mathrm{CY} \leftarrow 0, \mathrm{AC} \leftarrow 1$ |
| $\mathrm{AC}=0$ | $\mathrm{A}_{7}$ to $\mathrm{A}_{4} \geq 9$ or $\mathrm{CY}=1$ | $\mathrm{A} \leftarrow \mathrm{A}+01100110 \mathrm{~B}, \mathrm{CY} \leftarrow 1, \mathrm{AC} \leftarrow 1$ |
| $\mathrm{AC}=1$ | $\mathrm{A}_{7}$ to $\mathrm{A}_{4} \leq 9$ and $\mathrm{CY}=0$ | $\mathrm{A} \leftarrow \mathrm{A}+00000110 \mathrm{~B}, \mathrm{CY} \leftarrow 0, \mathrm{AC} \leftarrow 0$ |
|  | $\mathrm{A}_{7}$ to $\mathrm{A}_{4} \geq 10$ or $\mathrm{CY}=1$ | $\mathrm{A} \leftarrow \mathrm{A}+01100110 \mathrm{~B}, \mathrm{CY} \leftarrow 1, \mathrm{AC} \leftarrow 0$ |

## ADJBS

## [Instruction format] ADJBS

## [Operation] Decimal Adjust Accumulator for Subtraction

## [Operand]

None
[Flag]

| $Z$ | AC | CY |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

## [Description]

- The A register, CY flag and AC flag are decimally adjusted from their contents. This instruction carries out an operation having meaning only when the BCD (binary coded decimal) data is subtracted and the subtraction result is stored in the A register (in all other cases, the instruction carries out an operation having no meaning).
See the table below for the adjustment method.
- If the adjustment result shows that the $A$ register contents are 0 , the $Z$ flag is set (1). In all other cases, the $Z$ flag is cleared (0).

| Condition |  | Operation |
| :--- | :--- | :--- |
| $\mathrm{AC}=0$ | $\mathrm{CY}=0$ | $\mathrm{~A} \leftarrow \mathrm{~A}, \mathrm{CY} \leftarrow 0, \mathrm{AC} \leftarrow 0$ |
|  | $\mathrm{CY}=1$ | $\mathrm{~A} \leftarrow \mathrm{~A}-01100000 \mathrm{~B}, \mathrm{CY} \leftarrow 1, \mathrm{AC} \leftarrow 0$ |
|  | $\mathrm{CY}=0$ | $\mathrm{~A} \leftarrow \mathrm{~A}-00000110 \mathrm{~B}, \mathrm{CY} \leftarrow 0, \mathrm{AC} \leftarrow 0$ |
|  | $\mathrm{CY}=1$ | $\mathrm{~A} \leftarrow \mathrm{~A}-01100110 \mathrm{~B}, \mathrm{CY} \leftarrow 1, \mathrm{AC} \leftarrow 0$ |

### 5.9 Bit Manipulation Instructions

The following are bit manipulation instructions.
MOV1 $\ldots 86$
AND1 ... 87
OR1 $\ldots 88$
XOR1. .889
SET1 $\ldots 90$
CLR1 $\ldots 91$
NOT1 ... 92

## MOV1

Move Single Bit

## [Instruction format] MOV1 dst, src

[Operation] dst $\leftarrow$ src

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| MOV1 | CY, saddr.bit |
|  | CY, sfr.bit |
|  | CY, A.bit |
|  | CY, PSW.bit |
|  | CY, [HL].bit |


| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| MOV1 | saddr.bit, CY |
|  | sfr.bit, CY |
|  | A.bit, CY |
|  | PSW.bit, CY |
|  | [HL].bit, CY |

[Flag]
dst $=\mathrm{CY}$

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

PSW.bit

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ |  |

In all other cases

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- Bit data of the source operand (src) specified by the 2nd operand is transferred to the destination operand (dst) specified by the 1st operand.
- When the destination operand (dst) is CY or PSW.bit, only the corresponding flag is changed.


## [Description example]

MOV1 P3.4, CY; The CY flag contents are transferred to bit 4 of port 3.

## [Instruction format] AND1 dst, src

$$
\text { [Operation] } \quad \text { dst } \leftarrow \text { dst } \wedge \text { src }
$$

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| AND1 | CY, saddr.bit |
|  | CY, sfr.bit |
|  | CY, A.bit |
|  | CY, PSW.bit |
|  | $\mathrm{CY},[\mathrm{HL}]$. bit |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- Logical product of bit data of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand is obtained and the result is stored in the destination operand (dst).
- The operation result is stored in the CY flag (because of the destination operand (dst)).


## [Description example]

AND1 CY, FE7FH.3; Logical product of FE7FH bit 3 and the CY flag is obtained and the result is stored in the CY flag.

## OR1

## [Instruction format] OR1 dst, src

[Operation] $\quad \mathbf{d s t} \leftarrow$ dst $\vee$ src

## [Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| OR1 | CY, saddr.bit |
|  | CY, sfr.bit |
|  | CY, A.bit |
|  | CY, PSW.bit |
|  | $\mathrm{CY},[\mathrm{HL}]$. bit |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The logical sum of bit data of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand is obtained and the result is stored in the destination operand (dst).
- The operation result is stored in the CY flag (because of the destination operand (dst)).


## [Description example]

OR1 CY, P2.5; The logical sum of port 2 bit 5 and the CY flag is obtained and the result is stored in the CY flag.

## XOR1

## [Instruction format] XOR1 dst, src

[Operation] $\quad$ dst $\leftarrow$ dst $\forall$ src
[Operand]

| Mnemonic | Operand(dst,src) |
| :---: | :--- |
| XOR1 | CY, saddr.bit |
|  | CY, sfr.bit |
|  | CY, A.bit |
|  | CY, PSW.bit |
|  | $\mathrm{CY},[\mathrm{HL}]$. bit |

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The exclusive logical sum of bit data of the destination operand (dst) specified by the 1 st operand and the source operand (src) specified by the 2nd operand is obtained and the result is stored in the destination operand (dst).
- The operation result is stored in the CY flag (because of the destination operand (dst)).


## [Description example]

XOR1 CY, A.7; The exclusive logical sum of the A register bit 7 and the CY flag is obtained and the result is stored in the CY flag.

## SET1

## [Instruction format] SET1 dst

[Operation] $\quad$ dst $\leftarrow 1$

## [Operand]

| Mnemonic | Operand(dst) |
| :---: | :--- |
| SET1 | saddr.bit |
|  | sfr.bit |
|  | A.bit |
|  | PSW.bit |
|  | [HL].bit |
|  | CY |

## [Flag]

dst $=$ PSW. bit

| $Z$ | AC | CY |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

dst $=\mathrm{CY}$

| Z | AC | CY |
| :---: | :---: | :---: |
|  |  | 1 |

In all other cases

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The destination operand (dst) is set (1).
- When the destination operand (dst) is CY or PSW.bit, only the corresponding flag is set (1).


## [Description example]

SET1 FE55H.1; Bit 1 of FE55H is set (1).
[Instruction format] CLR1 dst
[Operation] dst $\leftarrow 0$

## [Operand]

| Mnemonic | Operand(dst) |
| :---: | :---: |
| CLR1 | saddr.bit |
|  | sfr.bit |
|  | A.bit |
|  | PSW.bit |
|  | [HL]. bit |
|  | CY |

## [Flag]

dst $=$ PSW. .bit

| $Z$ | AC | $C Y$ |
| :---: | :---: | :---: |
| $\times$ | $\times$ | $\times$ |

$$
\begin{aligned}
& \text { dst }=\mathrm{CY} \\
& \begin{array}{|c|c|c|}
\hline Z & \mathrm{AC} & \mathrm{CY} \\
\hline & & 0 \\
\hline
\end{array}
\end{aligned}
$$

In all other cases


## [Description]

- The destination operand (dst) is cleared (0).
- When the destination operand (dst) is CY or PSW.bit, only the corresponding flag is cleared (0).


## [Description example]

CLR1 P3.7; Bit 7 of port 3 is cleared (0).

| Mnemonic | Operand(dst) |
| :---: | :--- |
| NOT1 | CY |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  | $\times$ |

## [Description]

- The CY flag is inverted.


## [Description example]

NOT1 CY; The CY flag is inverted.

### 5.10 Call Return Instructions

The following are call return instructions.

CALL ... 94
CALLF ... 95
CALLT ... 96
BRK ... 97
RET ... 98
RETI ... 99
RETB ... 100

## CALL <br> Call

## [Instruction format] CALL target

[Operation]

$$
\begin{array}{ll}
(\mathrm{SP}-1) & \leftarrow(\mathrm{PC}+3) \mathrm{H}, \\
\mathbf{S P}-2) & \leftarrow(\mathrm{PC}+3)\llcorner, \\
\mathbf{S P} & \leftarrow \text { SP-2 }, \\
\text { PC } & \leftarrow \text { target }
\end{array}
$$

## [Operand]

| Mnemonic | Operand(target) |
| :---: | :--- |
| CALL | !addr16 |

[Flag]

| $z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is a subroutine call with a 16 -bit absolute address or a register indirect address.
- The start address (PC+3) of the next instruction is saved in the stack and is branched to the address specified by the target operand (target).


## [Description example]

CALL !3059H; Subroutine call to 3059 H

## [Instruction format] CALLF Target

## [Operation]

$$
\begin{array}{ll}
(S P-1) & \leftarrow(P C+2) \text { н }, \\
(S P-2) & \leftarrow(P C+2)\llcorner, \\
S P & \leftarrow \text { SP-2, } \\
\text { PC } & \leftarrow \text { target }
\end{array}
$$

## [Operand]

| Mnemonic | Operand(target) |
| :---: | :--- |
| CALLF | !addr11 |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is a subroutine call which can only be branched to addresses 0800 H to $0 F F F H$.
- The start address (PC+2) of the next instruction is saved in the stack and is branched in the range of addresses 0800 H to 0FFFH.
- Only the lower 11 bits of an address are specified (with the higher 5 bits fixed to 00001B).
- The program size can be compressed by locating the subroutine at 0800 H to 0 FFFH and using this instruction. If the program is in the external memory, the execution time can be decreased.


## [Description example]

CALLF ! 0 C2AH; Subroutine call to 0C2AH

## CALLT

## Call Table

## [Instruction format] CALLT [addr5]

[Operation]

$$
\begin{array}{ll}
(\mathrm{SP}-1) & \leftarrow(\mathrm{PC}+1) \mathrm{H}, \\
(\mathrm{SP}-2) & \leftarrow(\mathrm{PC}+1) \mathrm{L}, \\
\mathrm{SP} & \leftarrow \mathrm{SP}-2, \\
\text { PCH }_{\mathrm{H}} & \leftarrow(00000000, \text { addr } 5+1) \\
\text { PCL } & \leftarrow(00000000, \text { addr } 5)
\end{array}
$$

## [Operand]

| Mnemonic | Operand([addr5]) |
| :---: | :--- |
| CALLT | [addr5] |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is a subroutine call for call table reference.
- The start address (PC+1) of the next instruction is saved in the stack and is branched to the address indicated with the word data of a call table (the higher 8 bits of address are fixed to 00000000B and the next 5 bits are specified by addr5).


## [Description example]

CALLT [40H]; Subroutine call to the word data addresses 0040 H and 0041 H .

## BRK

## [Instruction format] BRK

## [Operation]

$$
\begin{array}{ll}
(S P-1) & \leftarrow P S W, \\
(S P-2) & \leftarrow(P C+1) н, \\
(S P-3) & \leftarrow(P C+1)\llcorner, \\
I E & \leftarrow 0, \\
S P & \leftarrow \text { SP-3, } \\
\text { PCH } & \leftarrow(3 F H), \\
P C L & \leftarrow(3 E H)
\end{array}
$$

## [Operand]

None

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is a software interrupt instruction.
- PSW and the next instruction address (PC+1) are saved to the stack. After that, the IE flag is cleared (0) and the saved data is branched to the address indicated with the word data at the vector address (003EH). Because the IE flag is cleared (0), the subsequent maskable vectored interrupts are disabled.
- The RETB instruction is used to return from the software vectored interrupt generated with this instruction.


## [Instruction format] RET

[Operation]

$$
\begin{aligned}
& \mathrm{PCL} \leftarrow(\mathrm{SP}), \\
& \mathrm{PC} \leftarrow \leftarrow(\mathrm{SP}+1), \\
& \mathrm{SP} \leftarrow \mathrm{SP}+2
\end{aligned}
$$

## [Operand]

None
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This is a return instruction from the subroutine call made with the CALL, CALLF and CALLT instructions.
- The word data saved to the stack returns to the PC, and the program returns from the subroutine.


## [Instruction format] RETI

## [Operation] $\quad \mathrm{PCL} \leftarrow(\mathrm{SP})$,

РСн $\leftarrow(\mathrm{SP}+1)$,
PSW $\leftarrow(\mathbf{S P}+2)$,
$\mathrm{SP} \leftarrow \mathrm{SP}+3$,
NMIS $\leftarrow 0$

## [Operand]

None
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $R$ | $R$ | $R$ |

## [Description]

- This is a return instruction from the vectored interrupt.
- The data saved to the stack returns to the PC and the PSW, and the program returns from the interrupt service routine.
- This instruction cannot be used for return from the software interrupt with the BRK instruction.
- None of interrupts are acknowledged between this instruction and the next instruction to be executed.
- The NMIS flag is set to 1 by acknowledgment of a non-maskable interrupt, and cleared to 0 by the RETI instruction.


## [Caution]

When the return from non-maskable interrupt servicing is performed by an instruction other than the RETI instruction, the NMIS flag is not cleared to 0 , and therefore no interrupts (including non-maskable interrupts) except software interrupts can be acknowledged.

## [Instruction format] RETB

[Operation]

$$
\begin{aligned}
& \mathrm{PCL} \leftarrow(\mathrm{SP}), \\
& \mathrm{PC} \mathrm{C}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1), \\
& \mathrm{PSW} \leftarrow(\mathrm{SP}+2), \\
& \mathrm{SP} \quad \leftarrow \mathrm{SP}+3
\end{aligned}
$$

## [Operand]

None
[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $R$ | $R$ | $R$ |

## [Description]

- This is a return instruction from the software interrupt generated with the BRK instruction.
- The data saved in the stack returns to the PC and the PSW, and the program returns from the interrupt service routine.
- None of interrupts are acknowledged between this instruction and the next instruction to be executed.


### 5.11 Stack Manipulation Instructions

The following are stack manipulation instructions.

PUSH ... 102
POP ... 103
MOVW SP, src ... 104
MOVW AX, SP ... 104

## PUSH

[Instruction format] PUSH src
[Operation] $\quad$ When src $=r p \quad$ When src $=$ PSW
$(\mathrm{SP}-1) \leftarrow$ srcн,
$(\mathrm{SP}-1) \leftarrow \mathrm{src}$
(SP-2) $\leftarrow$ srcL,
$\mathrm{SP} \quad \leftarrow \mathrm{SP}-1$
$\mathrm{SP} \quad \leftarrow$ SP-2
[Operand]

| Mnemonic | Operand(src) |
| :---: | :--- |
| PUSH | PSW |
|  | rp |

[Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- The data of the register specified by the source operand (src) is saved to the stack.


## [Description example]

PUSH AX; AX register contents are saved to the stack.


## [Instruction format] POP dst

| [Operation] | When dst = rp | When dst = PSW |
| :--- | :--- | :--- |
|  | dst $\leftarrow(\mathrm{SP})$, | dst $\leftarrow(\mathrm{SP})$ |
|  | dst $\leftarrow(\mathrm{SP}+1)$, | $\mathrm{SP} \leftarrow \mathrm{SP}+1$ |
|  | SP $\leftarrow \mathrm{SP}+2$ |  |

## [Operand]

| Mnemonic | Operand(dst) |
| :---: | :--- |
| POP | PSW |
|  | rp |

## [Flag]

dst =rp

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

PSW

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
| $R$ | $R$ | $R$ |

## [Description]

- Data is returned from the stack to the register specified by the destination operand (dst).
- When the operand is PSW, each flag is replaced with stack data.
- None of interrupts are acknowledged between the POP PSW instruction and the subsequent instruction.


## [Description example]

POP AX; The stack data is returned to the AX register.

```
MOVW SP, src
MOVW AX, SP

\section*{[Instruction format] MOVW dst, src}
[Operation] dst \(\leftarrow\) src
[Operand]
\begin{tabular}{|c|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand(dst,src) } \\
\hline \multirow{4}{*}{ MOVW } & SP, \#word \\
\cline { 2 - 3 } & \(\mathrm{SP}, \mathrm{AX}\) \\
\cline { 2 - 3 } & \(\mathrm{AX}, \mathrm{SP}\) \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- This is an instruction to manipulate the stack pointer contents.
- The source operand (src) specified by the 2nd operand is stored in the destination operand (dst) specified by the 1 st operand.

\section*{[Description example]}

MOVW SP, \#FE1FH; FE1FH is stored in the stack pointer.

\subsection*{5.12 Unconditional Branch Instruction}

The unconditional branch instruction is shown below.

BR ... 106
BR Unconditional Branch

\section*{[Instruction format] BR target}
[Operation] \(\mathrm{PC} \leftarrow\) target
[Operand]
\begin{tabular}{|c|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand(target) } \\
\hline \multirow{4}{*}{ BR } & !addr16 \\
\cline { 2 - 3 } & AX \\
\cline { 2 - 3 } & \$addr16 \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- This is an instruction to branch unconditionally.
- The word data of the target address operand (target) is transferred to PC and branched.

\section*{[Description example]}

BR AX; The AX register contents are branched as the address.

\subsection*{5.13 Conditional Branch Instructions}

Conditional branch instructions are shown below.

BC ... 108
BNC ... 109
BZ ... 110
BNZ ... 111
BT ... 112
BF ... 113
BTCLR ... 114
DBNZ ... 115

[Instruction format] BC \$addr16
[Operation] \(\quad \mathrm{PC} \leftarrow \mathrm{PC}+2+\) jdisp8 if \(\mathrm{CY}=1\)
[Operand]
\begin{tabular}{|c|l|}
\hline Mnemonic & Operand(\$addr16) \\
\hline BC & \$addr16 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- When \(C Y=1\), data is branched to the address specified by the operand.

When \(\mathrm{CY}=0\), no processing is carried out and the subsequent instruction is executed.

\section*{[Description example]}

BC \(\mathbf{\$ 3 0 0 H}\); When \(\mathrm{CY}=1\), data is branched to 0300 H (with the start of this instruction set in the range of addresses 027FH to 037EH).

\section*{[Instruction format] BNC \$addr16}
\[
\text { [Operation] } \quad P C \leftarrow P C+2+j d i s p 8 \text { if } C Y=0
\]

\section*{[Operand]}
\begin{tabular}{|c|l|}
\hline Mnemonic & Operand(\$addr16) \\
\hline BNC & \$addr16 \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- When \(\mathrm{CY}=0\), data is branched to the address specified by the operand.

When \(C Y=1\), no processing is carried out and the subsequent instruction is executed.

\section*{[Description example]}

BNC \(\$ \mathbf{3 0 0 H}\); When \(\mathrm{CY}=0\), data is branched to 0300 H (with the start of this instruction set in the range of addresses 027FH to 037EH).
```

[Operation] PC }\leftarrow\textrm{PC}+2+\mathrm{ jdisp8 if Z = 1

```

\section*{[Operand]}
\begin{tabular}{|c|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand(\$addr16) } \\
\hline BZ & \$addr16 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|}
\hline\(z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- When \(Z=1\), data is branched to the address specified by the operand.

When \(Z=0\), no processing is carried out and the subsequent instruction is executed.

\section*{[Description example]}

DEC B
BZ \(\$ \mathbf{3 C} 5 \mathrm{H}\); When the B register is 0 , data is branched to 03 C 5 H (with the start of this instruction set in the range of addresses 0344 H to 0443 H ).
\begin{tabular}{|l|}
\hline BNZ \\
Branch if Not Zero \\
Conditional Branch with Zero Flag \((Z=0)\) \\
\hline
\end{tabular}
[Instruction format] BNZ \$addr16
[Operation] \(\quad \mathrm{PC} \leftarrow \mathrm{PC}+2+\) jdisp8 if \(\mathrm{Z}=0\)
[Operand]
\begin{tabular}{|c|l|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand(\$addr16) } \\
\hline BNZ & \$addr16 \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- When \(Z=0\), data is branched to the address specified by the operand.

When \(Z=1\), no processing is carried out and the subsequent instruction is executed.

\section*{[Description example]}

\section*{CMP A, \#55H}

BNZ \$0A39H; If the A register is not 0055 H , data is branched to 0 A 39 H (with the start of this instruction set in the range of addresses 09 B 8 H to 0 AB 7 H ).
[Instruction format] BT bit, \$addr16
[Operation] \(\quad P C \leftarrow P C+b+\) jdisp8 if bit \(=1\)

\section*{[Operand]}
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand(bit,\$addr16) } & b (Number of bytes) \\
\hline \multirow{5}{*}{ BT } & saddr.bit, \$addr16 & 3 \\
\cline { 2 - 3 } & sfr.bit, \$addr16 & 4 \\
\cline { 2 - 3 } & A.bit, \$addr16 & 3 \\
\cline { 2 - 3 } & PSW.bit, \$addr16 & 3 \\
\cline { 2 - 3 } & [HL].bit, \$addr16 & 3 \\
\hline
\end{tabular}
[Flag]
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- If the 1st operand (bit) contents have been set (1), data is branched to the address specified by the 2nd operand (\$addr16).
If the 1st operand (bit) contents have not been set (1), no processing is carried out and the subsequent instruction is executed.

\section*{[Description example]}

BT FE47H.3, \(\mathbf{\$ 5 5 C H}\); When bit 3 at address FE47H is 1 , data is branched to 055 CH (with the start of this instruction set in the range of addresses 04DAH to 05D9H).
\begin{tabular}{|l|r|}
\hline BF & Branch if False \\
\hline
\end{tabular}

\section*{[Instruction format] BF bit, \$addr16}
\[
\text { [Operation] } \quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{b}+\text { jdisp8 if bit }=0
\]

\section*{[Operand]}
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand(bit,\$addr16) } & b (Number of bytes) \\
\hline \multirow{5}{*}{ BF } & saddr.bit, \$addr16 & 4 \\
\cline { 2 - 3 } & sfr.bit, \$addr16 & 4 \\
\cline { 2 - 3 } & A.bit, \$addr16 & 3 \\
\cline { 2 - 3 } & PSW.bit, \$addr16 & 4 \\
\cline { 2 - 3 } & [HL].bit, \$addr16 & 3 \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- If the 1st operand (bit) contents have been cleared (0), data is branched to the address specified by the 2nd operand (\$addr16).
If the 1st operand (bit) contents have not been cleared (0), no processing is carried out and the subsequent instruction is executed.

\section*{[Description example]}

BF P2.2, \$1549H; When bit 2 of port 2 is 0, data is branched to address 1549 H (with the start of this instruction set in the range of addresses 14 C 6 H to 15 C 5 H ).

\section*{[Instruction format] BTCLR bit, \$addr16}
[Operation] \(\quad \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{b}+\) jdisp8 if bit \(=1\), then bit \(\leftarrow 0\)

\section*{[Operand]}
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand(bit,\$addr16) } & b (Number of bytes) \\
\hline \multirow{4}{*}{ BTCLR } & saddr.bit, \$addr16 & 4 \\
\cline { 2 - 3 } & sfr.bit, \$addr16 & 4 \\
\cline { 2 - 3 } & A.bit, \$addr16 & 3 \\
\cline { 2 - 3 } & PSW.bit, \$addr16 & 4 \\
\cline { 2 - 3 } & [HL].bit, \$addr16 & 3 \\
\hline
\end{tabular}
[Flag]
bit =PSW.bit
\begin{tabular}{|c|c|c|}
\hline\(Z\) & AC & CY \\
\hline\(\times\) & \(\times\) & \(\times\) \\
\hline
\end{tabular}

In all other cases


\section*{[Description]}
- If the 1st operand (bit) contents have been set (1), they are cleared (0) and branched to the address specified by the 2 nd operand.
If the 1st operand (bit) contents have not been set (1), no processing is carried out and the subsequent instruction is executed.
- When the 1st operand (bit) is PSW.bit, the corresponding flag contents are cleared (0).

\section*{[Description example]}

BTCLR PSW.0, \(\mathbf{\$ 3 5 6 H}\); When bit 0 (CY flag) of PSW is 1 , the CY flag is cleared to 0 and branched to address 0356H (with the start of this instruction set in the range of addresses 02D4H to 03D3H).

\section*{DBNZ}

\section*{[Instruction format] DBNZ dst, \$addr16}
```

[Operation]
dst }\leftarrow\mathrm{ dst-1,
then PC }\leftarrow\textrm{PC}+\textrm{b}+jdisp16 if dst R1 =0

```

\section*{[Operand]}
\begin{tabular}{|c|l|c|}
\hline Mnemonic & \multicolumn{1}{|c|}{ Operand(dst,\$addr16) } & b(Number of bytes) \\
\hline \multirow{4}{*}{ DBNZ } & B, \$addr16 & 2 \\
\cline { 2 - 3 } & C, \$addr16 & 2 \\
\cline { 2 - 3 } & saddr, \$addr16 & 3 \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- One is subtracted from the destination operand (dst) contents specified by the 1 st operand and the subtraction result is stored in the destination operand (dst).
- If the subtraction result is not 0 , data is branched to the address indicated with the 2nd operand (\$addr16). When the subtraction result is 0 , no processing is carried out and the subsequent instruction is executed.
- The flag remains unchanged.

\section*{[Description example]}

DBNZ B, \(\mathbf{\$ 1 2 1 5 H}\); The B register contents are decremented. If the result is not 0 , data is branched to \(\mathbf{1 2 1 5 H}\) (with the start of this instruction set in the range of addresses 1194 H to 1293H).

\subsection*{5.14 CPU Control Instructions}

The following are CPU control instructions.

SEL RBn ... 117
NOP ... 118
El ... 119
DI ... 120
HALT ... 121
STOP ... 122

\section*{SEL RBn}

\section*{[Instruction format] SEL RBn}
[Operation] \(\quad\) RBS0, RBS1 \(\leftarrow \mathrm{n}\); \((\mathrm{n}=0-3)\)

\section*{[Operand]}
\begin{tabular}{|c|c|}
\hline Mnemonic & Operand(RBn) \\
\hline SEL & RBn \\
\hline
\end{tabular}

\section*{[Flag]}
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- The register bank specified by the operand (RBn) is made a register bank for use by the next and subsequent instructions.
- RBn ranges from RB0 to RB3.

\section*{[Description example]}

SEL RB2; Register bank 2 is selected as the one for use by the next and subsequent instructions.
NOP \(\quad\)\begin{tabular}{l} 
No Operation \\
No Operation
\end{tabular}
[Instruction format] NOP
[Operation] no operation
[Operand]
None

\section*{[Flag]}
\begin{tabular}{|l|l|l|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- Only the time is consumed without processing.

\section*{El}

\section*{[Instruction format] El}

\section*{[Operation] \(\quad I E \leftarrow 1\)}

\section*{[Operand]}

None
[Flag]
\begin{tabular}{|c|c|c|}
\hline\(Z\) & \(A C\) & \(C Y\) \\
\hline & & \\
\hline
\end{tabular}

\section*{[Description]}
- The maskable interrupt acknowledgeable status is set (by setting the interrupt enable flag (IE) to (1)).
- No interrupts are acknowledged between this instruction and the next instruction.
- If this instruction is executed, vectored interrupt acknowledgment from another source can be disabled. For details, refer to "Interrupt Functions" in the user's manual of each product.
```

DI

## [Instruction format] DI

## [Operation] <br> $\mathrm{IE} \leftarrow 0$

## [Operand]

None

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- Maskable interrupt acknowledgment by vectored interrupt is disabled (with the interrupt enable flag (IE) cleared (0)).
- No interrupts are acknowledged between this instruction and the next instruction.
- For details of interrupt servicing, refer to "Interrupt Functions" in the user's manual of each product.


## HALT

## [Instruction format] HALT

## [Operation] Set HALT Mode

## [Operand]

None

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This instruction is used to set the HALT mode to stop the CPU operation clock. The total power consumption of the system can be decreased with intermittent operation by combining this mode with the normal operation mode.


## STOP <br> Stop

## [Instruction format] STOP

## [Operation] Set STOP Mode

## [Operand]

None

## [Flag]

| $Z$ | $A C$ | $C Y$ |
| :---: | :---: | :---: |
|  |  |  |

## [Description]

- This instruction is used to set the STOP mode to stop the main system clock oscillator and to stop the whole system. Power consumption can be minimized to only leakage current.


## APPENDIX A REVISION HISTORY

The following table shows the revision history of the previous editions. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

| Edition | Major Revision from Previous Edition | Applied to: |
| :---: | :---: | :---: |
| 2nd | Addition of the following versions: <br> $\mu$ PD78055 and 78P058, and $\mu$ PD78018F, 78044A, 78054Y, 78078, 78083, 78098, and 780208 Subseries | Throughout |
|  | Addition of the English documentation No. to the related documents | INTRODUCTION |
|  | Addition of the IEBus register area ( $\mu$ PD78098 Subseries only) | CHAPTER 1 MEMORY SPACE |
|  | Addition of the description of the number of clocks when the external ROM contains the program to the clock column. | CHAPTER 4 INSTRUCTION SET |
|  | Addition of Notes to the description of the ROR4 and ROL4 instructions in the rotate instruction. | CHAPTER 5 EXPLANATION OF INSTRUCTIONS |
|  | Change of the operation of the ADJBA and ADJBS instructions in the BCD adjust instruction. |  |
| 3rd | Addition of the following versions: <br> $\mu$ PD78014H, 78018FY, 78044F, 78044H, 78058F, 78058FY, 78064Y, 78064B, 78075B, 78075BY, 78078Y, 78098B, 780018Y, 780024, 780024Y, 780034, 780034Y, 780058, 780058Y, 780228, 780308, 780308Y, 780924, and 780964 Subseries, and $\mu$ PD78011F, 78012F, 78070A, 78070AY, 780001, 78P0914, 780206, and 780208 | Throughout |
|  | Deletion of the following versions $\mu$ PD78024, 78044, and 78044A Subseries |  |
|  | Addition of the table of all internal RAM spaces of each model | CHAPTER 1 MEMORY SPACE |
|  | Change of the format of external memory space table |  |
| 4th | Deletion of all information except for information common to the $78 \mathrm{~K} / 0$ Series (for individual product information, refer to the user's manual of each product). | Throughout |

## APPENDIX B INSTRUCTION INDEX (MNEMONIC: BY FUNCTION)

| [8-bit data transfer instructions] | [Rotate instructions] |
| :---: | :---: |
| MOV ... 49 | ROR ... 76 |
| XCH ... 50 | ROL ... 77 |
|  | RORC ... 78 |
| [16-bit data transfer instructions] | ROLC ... 79 |
|  | ROR4 ... 80 |
| MOVW ... 52 | ROL4 ... 81 |
| XCHW ... 53 |  |
|  | [BCD adjust instructions] |
| [8-bit operation instructions] |  |
|  | ADJBA ... 83 |
| ADD ... 55 | ADJBS ... 84 |
| ADDC ... 56 |  |
| SUB ... 57 | [Bit manipulation instructions] |
| SUBC ... 58 |  |
| AND ... 59 | MOV1 ... 86 |
| OR ... 60 | AND1 ... 87 |
| XOR ... 61 | OR1 ... 88 |
| CMP ... 62 | XOR1 ... 89 |
|  | SET1 ... 90 |
| [16-bit operation instructions] | CLR1 ... 91 |
|  | NOT1 ... 92 |
| ADDW ... 64 |  |
| SUBW ... 65 | [Call return instructions] |
| CMPW ... 66 |  |
|  | CALL ... 94 |
| [Multiply/divide instructions] | CALLF ... 95 |
|  | CALLT ... 96 |
| MULU ... 68 | BRK ... 97 |
| DIVUW ... 69 | RET ... 98 |
|  | RETI ... 99 |
| [Increment/decrement instructions] | RETB ... 100 |
| INC ... 71 | [Stack manipulation instructions] |
| DEC ... 72 |  |
| INCW ... 73 | PUSH ... 102 |
| DECW ... 74 | POP ... 103 |
|  | MOVW SP, src ... 104 |
|  | MOVW AX, SP ... 104 |

## [Unconditional branch instruction]

BR ... 106
[Conditional branch instructions]

BC ... 108
BNC ... 109
BZ ... 110
BNZ ... 111
BT ... 112
BF ... 113
BTCLR ... 114
DBNZ ... 115
[CPU control instructions]

SEL RBn ... 117
NOP ... 118
El ... 119
DI ... 120
HALT ... 121
STOP ... 122

## APPENDIX C INSTRUCTION INDEX (MNEMONIC: IN ALPHABETICAL ORDER)

[A]

ADD ... 55
ADDC ... 56
ADDW ... 64
ADJBA ... 83
ADJBS ... 84
AND ... 59
AND1 ... 87
[B]

BC ... 108
BF ... 113
BNC ... 109
BNZ ... 111
BR ... 106
BRK ... 97
BT ... 112
BTCLR ... 114
BZ ... 110
[C]

CALL ... 94
CALLF ... 95
CALLT ... 96
CLR1 ... 91
CMP ... 62
CMPW ... 66
[D]

DBNZ ... 115
DEC ... 72
DECW ... 74
DI ... 120
DIVUW ... 69
[E]

El ... 119
[H]

HALT ... 121
[I]

INC ... 71
INCW ... 73
[M]

MOV ... 49
MOVW ... 52
MOVW AX, SP ... 104
MOVW SP, src ... 104
MOV1 ... 86
MULU ... 68
[N]

NOP ... 118
NOT1 ... 92
[0]

OR ... 60
OR1 ... 88
[P]

POP ... 103
PUSH ... 102
[R]

RET ... 98
RETB ... 100
RETI ... 99
ROL ... 77
ROLC ... 79
ROL4 ... 81
ROR ... 76
RORC ... 78
ROR4 ... 80

## [S]

SEL RBn ... 117
SET1 ... 90
STOP ... 122
SUB ... 57
SUBC ... 58
SUBW ... 65
[X]

XCH ... 50
XCHW ... 53
XOR ... 61
XOR1 ... 89
[MEMO]

## Facsimile Message

From:
$\overline{\text { Name }}$

Company

Tel. FAX

Address

## Thank you for your kind support.

```
North America
NEC Electronics Inc.
Corporate Communications Dept.
Fax: +1-800-729-9288
    +1-408-588-6130
Europe
NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274
South America
NEC do Brasil S.A.
Fax: +55-11-6462-6829
```


## North America

NEC Electronics Inc

Fax: +1-800-729-9288
+1-408-588-6130
Europe
NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274
South America
NEC do Brasil S.A.
Fax: +55-11-6462-6829

Hong Kong, Philippines, Oceania
NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Korea
NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: +82-2-528-4411
Taiwan
NEC Electronics Taiwan Ltd.
Fax: +886-2-2719-5951

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Asian Nations except Philippines
NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

Japan
NEC Semiconductor Technical Hotline
Fax: +81-44-435-9608

I would like to report the following error/make the following suggestion:

Document title: $\qquad$

Document number: $\qquad$ Page number: $\qquad$
$\qquad$
$\qquad$

If possible, please fax the referenced page or drawing.

| Document Rating | Excellent | Good | Acceptable | Poor |
| :--- | :---: | :---: | :---: | :---: |
| Clarity | $\square$ | $\square$ | $\square$ | $\square$ |
| Technical Accuracy | $\square$ | $\square$ | $\square$ | $\square$ |
| Organization | $\square$ | $\square$ | $\square$ | $\square$ |

