



# LEADING AT THE EDGE

TECHNOLOGY AND MANUFACTURING DAY

# 14 NM TECHNOLOGY LEADERSHIP

Dr. Ruth Brain

Intel Fellow, Technology and Manufacturing Group  
Director, Interconnect Technology and Integration

# DISCLOSURES

Intel Technology and Manufacturing Day 2017 occurs during Intel's "Quiet Period," before Intel announces its 2017 first quarter financial and operating results. Therefore, presenters will not be addressing first quarter information during this year's program.

Statements in this presentation that refer to forecasts, future plans and expectations are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipates," "expects," "intends," "goals," "plans," "believes," "seeks," "estimates," "continues," "may," "will," "would," "should," "could," and variations of such words and similar expressions are intended to identify such forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions also identify forward-looking statements. Such statements are based on management's expectations as of March 28, 2017, and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in these forward-looking statements. Important factors that could cause actual results to differ materially from the company's expectations are set forth in Intel's earnings release dated January 26, 2017, which is included as an exhibit to Intel's Form 8-K furnished to the SEC on such date. Additional information regarding these and other factors that could affect Intel's results is included in Intel's SEC filings, including the company's most recent reports on Forms 10-K, 10-Q and 8-K reports may be obtained by visiting our Investor Relations website at [www.intc.com](http://www.intc.com) or the SEC's website at [www.sec.gov](http://www.sec.gov).


# KEY MESSAGES

- Intel's 14 nm technology is ~1.3x denser than others' available "20 nm" and "16/14 nm" technologies.
- Intel's 14 nm technology is expected to be similar density to others' "10 nm" technology but ~3 years ahead.
- Intel's 14 nm transistors have >20% performance leadership compared to others' available technology.
- At the 14 nm technology node, Intel has developed all of the key enablers to hyper scale features and deliver significant CPT benefits.

# KEY MESSAGES


- Intel's 14 nm technology is ~1.3x denser than others' available "20 nm" and "16/14 nm" technologies.
- Intel's 14 nm technology is expected to be similar density to others' "10 nm" technology but ~3 years ahead.
- Intel's 14 nm transistors have >20% performance leadership compared to others' available technology.
- At the 14 nm technology node, Intel has developed all of the key enablers to hyper scale features and deliver significant CPT benefits.

# 14 NM HYPER SCALING FEATURES




14 nm uses aggressive feature scaling to deliver unprecedented 0.37x logic cell area scaling.

# LOGIC AREA SCALING



Hyper scaling of 14 nm features provides better-than-normal 0.37x logic area scaling.


# LOGIC TRANSISTOR DENSITY



Using NAND+SFF metric, 14 nm provides better-than-normal logic transistor density improvement.



# LOGIC TRANSISTOR DENSITY



Intel's 14 nm technology is ~1.3x denser than others' "14/16/20 nm" technologies.



# 14NM TECHNOLOGY FEATURES

	Intel 14 nm	Other "20 nm"
Gate Pitch	70 nm	90 nm (1.3x)
Logic cell height	399 nm	576 nm (1.4x)
Fin Pitch	42 nm	Planar
Min Metal Pitch	52 nm	64 nm
<b>Transistor density (MTr/mm<sup>2</sup>)</b>	<b>37.5 (1.34x)</b>	<b>28.0 (1x)</b>



Introduced at similar time.

Intel 14 nm is ahead of others' "20 nm" technology on every density metric.

# 14NM TECHNOLOGY FEATURES

	Intel 14 nm	Other "20 nm"	Other "16 nm"	Other "14 nm"
Gate Pitch	70 nm	90 nm (1.3x)	90 nm (1.3x)	78 nm (1.1x)
Logic cell height	399 nm	576 nm (1.4x)	480 nm (1.2x)	576 nm (1.4x)
Fin Pitch	42 nm	Planar	48 nm (1.1x)	48 nm (1.1x)
Min Metal Pitch	52 nm	64 nm	64 nm	64 nm
<b>Transistor density (MTr/mm<sup>2</sup>)</b>	<b>37.5 (1.34x)</b>	<b>28.0 (1x)</b>	<b>29.0 (1.04x)</b>	<b>30.5 (1.09x)</b>




Others introduced ~1 year later.

Intel 14 nm is ahead of others' "14/16 nm" technology on every density metric.

# KEY MESSAGES

- Intel's 14 nm technology is ~1.3x denser than others' available "20 nm" and "16/14 nm" technologies.
- Intel's 14 nm technology is expected to be similar density to others' "10 nm" technology but ~3 years ahead.
- Intel's 14 nm transistors have >20% performance leadership compared to others' available technology.
- At the 14 nm technology node, Intel has developed all of the key enablers to hyper scale features and deliver significant CPT benefits.

# LOGIC TRANSISTOR DENSITY





Others' "10 nm" technologies expected to have similar density to Intel 14 nm, but ~3 years later.

# KEY MESSAGES


- Intel's 14 nm technology is ~1.3x denser than others' available "20 nm" and "16/14 nm" technologies.
- Intel's 14 nm technology is expected to be similar density to others' "10 nm" technology but ~3 years ahead.
- Intel's 14 nm transistors have >20% performance leadership compared to others' available technology.
- At the 14 nm technology node, Intel has developed all of the key enablers to hyper scale features and deliver significant CPT benefits.

# TECHNOLOGY ENHANCEMENTS




14+ and 14++ enhancements improve performance without increasing capacitance (active power).

# INTEL INNOVATION LEADERSHIP FINFETS




FINFET  
TRANSISTOR


1<sup>st</sup> Generation  
22 nm Process




2<sup>nd</sup> Generation  
14 nm Process



1<sup>st</sup> Generation  
22 nm Process





2<sup>nd</sup> Generation  
14 nm Process



FinFET transistors were first introduced at 22 nm and enhanced at 14 nm.  
Fin pitch and height are optimized for density and performance.





# WORLD'S HIGHEST PERFORMANCE TRANSISTORS





Intel demonstrated leading 14 nm performance in 2015.

# WORLD'S HIGHEST PERFORMANCE TRANSISTORS





Intel's 14+ enhancement enables +12% drive current in 2016.

# WORLD'S HIGHEST PERFORMANCE TRANSISTORS




Intel's 14++ enhancement enables +23-24% higher drive current in 2017.

# WORLD'S HIGHEST PERFORMANCE TRANSISTORS





Intel's 14++ performance is >20% better than others' best "14/16 nm".

# WORLD'S HIGHEST PERFORMANCE TRANSISTORS




Transistor performance enhanced on an annual cadence.


# INTEL 14NM OFFERS FULL RANGE OF CAPABILITIES





Precision Resistor




High Density Decap




High Q Inductor




Low I<sub>kg</sub> and Long L Transistor



RF Transistor: Templates/Modeling



High Resistance Substrate




Triple Well/Deep Nwell



Intel's 14 nm technology offers a full suite of capabilities for product design needs.

# 14NM TECHNOLOGY OFFERS FULL RANGE OF INTERCONNECTS

High Performance Client



High Density SoC




Airgap for performance

# KEY MESSAGES

- Intel's 14 nm technology is ~1.3x denser than others' available "20 nm" and "16/14 nm" technologies.
- Intel's 14 nm technology is expected to be similar density to others' "10 nm" technology but ~3 years ahead.
- Intel's 14 nm transistors have >20% performance leadership compared to others' available technology.
- At the 14 nm technology node, Intel has developed all of the key enablers to hyper scale features and deliver significant CPT benefits.




# INTEL INNOVATION LEADERSHIP




High-k  
Metal Gate

45nm




Self  
Align Via

32nm



FinFET  
Transistor

22nm



Hyper  
Scaling

14nm

Traditional scaling  
enablers

Hyper scaling  
enabler


Innovations are the key to scaling. Intel drives the development of key breakthroughs.  
At 14 nm, we have several generations of learning on traditional enablers.

# INTEL INNOVATION LEADERSHIP BY HYPER-SCALING


## Interconnects

**14 nm Technology**

52 nm Pitch



Self-Aligned  
Double Patterning




Hyper  
Scaling

14nm

Hyper scaling  
enabler


Self-Aligned Double Pattern interconnects first introduced into logic manufacturing by Intel.  
Key advantage for density and yield.

# INTERCONNECT PATTERNING OPTIONS




Self-Aligned patterning allows Intel to use the full range of interconnect pitches.

# INTERCONNECT PATTERNING OPTIONS



Other's patterning choices limit interconnect pitch options.


# INTERCONNECT PATTERNING OPTIONS




Self-Aligned Patterning allows Intel to have dense interconnects at lower cost.

# DOUBLE-PATTERNING LEADS TO MANUFACTURING BENEFITS


Desired Pattern



Double Patterning



Litho / Etch



Double Patterning leads to clear benefits in process control.

# SELF-ALIGNED PATTERNING LEADS TO PROCESS CONTROL

## Self-Aligned Double Patterning



Self-Aligned Patterning has placement control required for high yield.

# SELF-ALIGNED PATTERNING LEADS TO PROCESS CONTROL

## Self-Aligned Double Patterning



## Litho-Etch-Litho-Etch



Litho-Etch-Litho-Etch can yield same pattern.



# SELF-ALIGNED PATTERNING LEADS TO PROCESS CONTROL

## Self-Aligned Double Patterning



## Litho-Etch-Litho-Etch



LELE process has yield and performance risk with mis-alignment between patterns.

# SELF-ALIGNED PATTERNING LEADS TO PROCESS CONTROL


## Self-Aligned Double Patterning



Single mask to single mask.  
Alignment can be tightly controlled.




## Litho-Etch-Litho-Etch



Single mask to multiple masks.  
Difficult to control.



# 14 NM TECHNOLOGY DELIVERS SIGNIFICANT DIE SCALING



<u>Circuit</u>	<u>Scale</u>	<u>Weight</u>	<u>Area</u>
Logic	.39x	.60	.234x
SRAM	.54x	.25	.162x
IO	.60x	.15	.060x
<b>Total</b>			<b>.459x</b>

Hyper scaling delivers <0.50x die area scaling on 14 nm.

# BENEFITS OF INTEL'S 14 NM TECHNOLOGY

14 nm hyper scaling  $\Rightarrow$   $\sim 1.4x$  more units per \$ than traditional scaling

450 mm wafer size conversion  $\Rightarrow$   $\sim 1.4x$  more units per \$ than traditional scaling



14 nm hyper scaling delivers the equivalent economic benefit as a wafer size transition.

# SUMMARY

- Intel's 14 nm technology is ~1.3x denser than others' available "20 nm" and "16/14 nm" technologies.
- Intel's 14 nm technology is expected to be similar density to others' "10 nm" technology but ~3 years ahead.
- Intel's 14 nm transistors have >20% performance leadership compared to others' available technology.
- At the 14 nm technology node, Intel has developed all of the key enablers to hyper scale features and deliver significant CPT benefits.



# LEADING AT THE EDGE

TECHNOLOGY AND MANUFACTURING DAY