Proceedings of the

2020 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES)

SEPTEMBER 20-25, 2020 | SHANGHAI, CHINA

Edited by

Partha Pande and Umit Ogras

Part Number: CFP20CCS-ART ISBN: 978-1-7281-9192-8

Technical support & inquiries

Research Publishing Services

Singapore: t:+65-6492 1137, f:+65-6747 4355

India: t: 044-42178617, 044-24330060

e:enquiries@rpsonline.com.sg

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved. Copyright ©2019 by IEEE.



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

About ESWEEK

Embedded Systems Week (ESWEEK) is the premier event covering all aspects of hardware and software design for smart, intelligent and connected computing systems. By bringing together three leading conferences (CASES, CODES+ISSS and EMSOFT), a special track on Trustworthy IoT (Internet of Things), a symposium (NOCS) and several workshops and tutorials, ESWEEK allows attendees to benefit from a wide range of topics covering the state of the art in embedded systems research and development.

CASES: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems



CASES is a premier forum where researchers, developers and practitioners exchange information on the latest advances in compilers and architectures for high-performance, low-power embedded systems. The conference has a long tradition of showcasing leading edge research in embedded processor, memory, interconnect, storage architectures and related compiler techniques targeting performance, power, predictability, security, reliability issues for both traditional and emerging application domains. In addition, we invite innovative papers that address design, synthesis, and optimization challenges in heterogeneous and accelerator-rich architectures.

CODES+ISSS: International Conference on Hardware/Software Codesign and System Synthesis



CODES + ISSS The International Conference on Hardware/Software Codesign and System Synthesis is the premier event in system-level design, modeling, analysis, and implementation of modern embedded and cyber- physical systems, from system-level specification and optimization down to system synthesis of multiprocessor hardware/software implementations.

The conference is a forum bringing together academic research and industrial practice for all aspects related to system-level and hardware/software co-design. High-quality original papers will be accepted for oral presentation followed by interactive poster sessions

EMSOFT: International Conference on Embedded Software



EMSOFT The ACM SIGBED International Conference on Embedded Software (EMSOFT) brings together researchers and developers from academia, industry, and government to advance the science, engineering, and technology of embedded software development. Since 2001, EMSOFT has been the premier venue for cutting-edge research in the design and analysis of software that interacts with physical processes, with a long-standing tradition for results on cyber-physical systems, which compose computation, networking, and physical dynamics.



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Welcome Message



Tulika MitraGeneral Chair – ESWEEK 2020
National University of Singapore, SG



Andreas Gerstlauer Vice-General Chair— ESWEEK 2020 University of Texas at Austin, USA

Welcome to the Virtual edition of ESWEEK 2020!

Due to the pandemic, this 16th edition of ESWEEK is a unique and non-traditional, but still very exciting and engaging event. ESWEEK 2020 is fully virtual this year. It consists of short live sessions every day that, together with a very low registration fee, provide an unprecedented opportunity for the community across the globe to come together, engage, interact and celebrate the latest research advances in embedded software and systems.

Embedded Systems Week (ESWEEK) is the premier event covering all aspects of hardware and software design for smart, intelligent and connected computing systems. By bringing together three leading conferences (CASES, CODES+ISSS and EMSOFT), a symposium (NOCS) and several workshops and tutorials, ESWEEK allows attendees to benefit from a wide range of topics covering the state of the art in embedded systems research and development. Embedded Systems Week (ESWEEK) is the premier event covering all aspects of hardware and software design for smart, intelligent and connected computing systems. By bringing together three leading conferences (CASES, CODES+ISSS and EMSOFT), a symposium (NOCS) and several workshops and tutorials, ESWEEK allows attendees to benefit from a wide range of topics covering the state of the art in embedded systems research and development.

Following the journal-integrated publication model for the three conferences (CASES, CODES+ISSS and EMSOFT), all regular papers presented are published in the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). To this end, ESWEEK-related journal submissions to TCAD followed a journal-style peer review process conducted in two stages with the opportunity of minor/major revisions before the final decision. In addition, the selected Work-in-Progress track papers are published in the ESWEEK Proceedings.

The technical program on Monday, Tuesday and Wednesday consists of 19 regular sessions from the three conferences. There is a strong emphasis on interaction in the virtual setting asall the accepted journal-track and Work-in-Progress track papers along with prerecorded video presentation for each paper are made available to the ESWEEK participants two weeks before the virtual event. The participants can discuss the papers with the authors through the virtual platform. During the actual virtual event, the live technical sessions will feature lightning talks for the journal-track papers followed by panel-style Q&A with the speakers in each session.



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Highlights of the ESWEEK program are two distinguished keynote talks by prominent leaders in academia and industry, covering relevant trends for future embedded and cyberphysical systems and providing deep in sights into technology drivers. Professor John A. Rogers from the Northwestern University will introduce skin-like wireless wearables for continuous monitoring of physiological status with clinical-grade precision, designed for patient populations that range from premature babies in neonatal intensive care units to COVID-19 patients in the hospital and the home. Dr. Prith Banerjee, Chief Technology Officer at ANSYS, will discuss the challenges and opportunities of digital twins in various industries with a two-way information flow between the physical and virtual worlds using an IoT platform.

The conference program will feature the traditional panel on Wednesday focusing on "Post COVID-19 Cyber Security – The Challenges and Solutions". Top experts will share their views on this highly relevant topic.

The tutorials on Sunday precede the conferences and are an excellent opportunity to get in-depth knowledge in new trends and hot topics. There are four half-day, virtually presented tutorials, covering a wide scope, from domain-specific modeling language, open-source on-board software development to software-defined hardware design and simulation.

Thursday and Friday are the days for the symposium and workshops. Besides the NOCS (Networks on Chip) symposium, we have four workshops covering a wide range of important topics in embedded systems: RSP (Rapid System Prototyping), AAIEA (Accelerating Artificial Intelligence for Embedded Autonomy), HENP (Highly Efficient Neural Processing) and MSC (Memory and Storage Computing).

The organization of ESWEEK was only possible with the continuous support and help from the sponsors and many volunteers: The program chairs with their program committee members, the organizers of the workshops, tutorials and symposia, all members of the organization committee and last but not least, the virtual conference chair and the web chair—without their commitment and contributions this virtual event would not exist.

We are looking forward to seeing you virtually at the inspiring, interesting and interactive ESWEEK 2020!

Tulika Mitra

General Chair – ESWEEK 2020 National University of Singapore, SG Andreas Gerstlauer

Vice-General Chair—ESWEEK 2020 University of Texas at Austin, USA



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Committee

Organizing Committee

General Chairs

Tulika Mitra General Chair

National University of Singapore, SG

Website

Andreas Gerstlauer Vice General Chair

University of Texas at Austin, US

Website

Past Chair

Petru Eles

Past General Chair

Linköping University, SE

Website

Program Chairs

Partha Pande CASES Chair

Washington State University, US

Website

Umit Ogras CASES Co-Chair

Arizona State University, US

Website

Roman Lysecky CODES+ISSS Chair

University of Arizona, US

Website

Jason Xue

CODES+ISSS Co-Chair

City University of Hong Kong, HK

Website

Timothy Bourke EMSOFT Chair

INRIA, Paris, FR

Website

Linh Thi Xuan Phan EMSOFT Co-Chair

University of Pennsylvania, US

Website

Organizational Chairs

Aviral Shrivastava

Virtual Conference Chair

Arizona State University, US

Website

Jürgen Teich Awards Chair

Friedrich-Alexander University Erlangen-

Nürnberg, DE

Website

Amit Singh

Publication Chair

University of Essex, UK

Website

Lars Bauer Publicity Chair

Karlsruhe Institute of Technology, DE

Website



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Andy Pimentel Finance Chair University of Amsterdam, NL Website

Andreas Herkersdorf Industry Liaison Committee Chair Technical University of Munich, DE Website

Geguang Pu Industry Liaison Committee Chair East China Normal University, CN Website

Dirk Ziegenbein Industry Sessions Chair Robert Bosch GmbH, DE Website

Yu Wang Industry Sessions Chair Tsinghua University, CN Website

Sri Parameswaran Panel Chair University of New South Wales, AU Website Shubham Rai Social Media Chair Technical University of Dresden, DE Website

Paul Bogdan Special Sessions Chair University of Southern California, US Website

Selma Saidi Travel Grants Chair *Technical University of Dortmund, DE*Website

Siddharth Garg Tutorials Chair New York University, US Website

Hoeseok Yang Web Chair *Ajou University, KR*Website

Patricia Derler Workshop Chair National Instruments, US Website



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Program Committee (CASES)

General Chairs

Partha Pratim Pande

Washington State University

Umit Ogras

Arizona State University

Program Committee

Ali Akoglu, University of Arizona

Lars Bauer, KIT

Swarup Bhunia, *University of Florida*

Oliver Bringmann, University of Tuebingen / FZI

Luca Carloni, Columbia university

Jeronimo Castrillon, TU Dresden

Henri-Pierre Charles, CEA

Mainak Chaudhuri, IIT, Kanpur

Anup Das, Drexel University

Jana Doppa, Washington State University

Lide Duan, Alibaba DAMO Academy

Christophe Dubach, University of Edinburgh

William Fornaciari, Politecnico di Milano - DEIB

Amlan Ganguly, Rochester Institute of Technology

Puneet Gupta, UCLA

Yuko Hara-Azumi, Tokyo Institute of Technology

Joerg Henkel, KIT

Jingtong Hu, University of Pittsburgh

Paolo Ienne, EPFL

Hrishikesh Jayakumar, Qualcomm

Timothy Jones, University of Cambridge

Changhee Jung, Purdue University

Ramesh Karri, NYU

Ryan Kim, Colorado State University

Andreas Krall, TU Wien

Akash Kumar, TU Dresden

Jaejin Lee, Seoul National University

Chang-Gun Lee, Seoul National University

Mikko Lipasti, University of Wisconsin

Zhonghai Lu, *KTH*

Scott Mahlke, University of Michigan

Avinash Malik, University of Auckland

Michail Maniatakos, NYU

Pietro Mercati, Intel

Vijaykrishnan Narayanan, Penn State University

Rupesh Nasre, IIT, Chennai

Sri Parameswaran, UNSW

Anuj Pathania, National University of Singapore

Christian Pilato, Politecnico di Milano

Laura Pozzi, USI Lugano

Sai Manoj Pudukotai Dinakarrao, George Mason

University

Sanghamitra Roy, *Utah State University*

Joshua San Miguel, University of Wisconsin

Aviral Shrivastava, Arizona State University

Amit Kumar Singh, University of Essex

Thorsten Strufe, TU Dresden

Karthik Swaminathan, IBM

Hiroyuki Tomiyama, Ritsumeikan University

Jeffrey Vetter, Oakridge National Laboratory

Hao Wang, Hygon R&D

Weng-Fai Wong, NUS

Shouyi Yin, Tsinghua University

Sungjoo Yoo, Seoul National University

Wei Zhang, HKUST



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Program Committee (CODES+ISSS)

Program Chairs

Roman Lysecky

University of Arizona

Jason Xue

City University of Hong Kong

Organizational Chairs

Houssam, Abbas, Oregon State University, USA

Tosiron Adegbija, University of Arizona

Siddharth Advani, Samsung Research

Mohammad Al Faruque, University of California, Irvine

Fatima M. Anwar, UMass Amherst

David Atienza, École Polytechnique Fédérale de Lausanne (EPFL)

Lars Bauer, Karlsruhe Institute of Technology (KIT)

Giovanni Beltrame, Polytechnique Montreal

Christophe Bobda, University of Florida

Paul Bogdan, University of Southern California

Eli Bozorgzadeh, Univ. of California, Irvine

Oliver Bringmann, University of Tuebingen / FZI

Yuan-Hao Chang, Academia Sinica

Wanli Chang, University of York

Yiran Chen, Duke University

Robert P. Dick, University of Michigan and Stryd

Rainer Döemer, University of California, Irvine

Jana Doppa, Washington State University

Nikil Dutt, University of California, Irvine

Petru Eles, Linkoping University

Xin Fang, Northeastern University

Fabrizio Ferrandi, Politecnico di Milano

Franco Fummi, Universita' di Verona

Swaroop Ghosh, Pennsylvania State University

Tony Givargis, University of California, Irvine

Dimitris Gizopoulos, University of Athens

Michael Glaß, Ulm University

Kees Goossens. Eindhoven University of Technology

Daniel Grosse, University of Bremen/DFKI

Xiaochen Guo, Lehigh University

Soonhoi Ha, Seoul National University

Frank Hannig, Friedrich-Alexander University Erlangen-Nürnberg

Christian Haubelt, University of Rostock

Jörg Henkel, Karlsruhe Institute of Technology (KIT)

Houman Homayoun, George Mason University

Pi-Cheng Hsiu, Academic Sinica

Reiley Jeyapaul, ARM Research

Ryan Kim, Colorado State University

Soontae Kim, KAIST



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Fadi Kurdahi, University of California, Irvine

Luciano Lavagno, Politecnico di Torino

Sébastien Le Beux, Lyon Institute of Nanotechnology

Jeng-Kuen Lee, National Tsing Hua University

Kyoungwoo Lee, Yonsei University

Youn-Long Lin, National Tsing Hua University

Weichen Liu, Nanyang Technological University

Enrico Macii, Politecnico di Torino

Grant Martin, Cadence Design Systems

Hiroki Matsutani, Keio University

Nele Mentens, KU Leuven

Brett Meyer, McGill University

Prabhat Mishra, University of Florida

Wolfgang Mueller, University of Paderborn

Daniel Mueller-Gritschneder, Technical University of Munich

Mahdi Nikdast, Colorado State University

Umit Ogras, Arizona State University

Hyunok Oh, Hanyang University

Alex Orailoglu, UC San Diego

Gianluca Palermo, Politecnico di Milano

Maurizio Palesi, University of Catania

Preeti Ranjan Panda, IIT Delhi

Partha Pratim Pande, Washington State University

Sudeep Pasricha, Colorado State University

Andy Pimentel, University of Amsterdam

Ilia Polian, University of Stuttgart

Louis Noel Pouchet, Ohio State University

Graziano Pravadelli, University of Verona

Amir M. Rahmani, University of California, Irvine

Ann Ramirez (Gordon-Ross), University of Florida

Francesco Regazzoni, ALaRI

Marco D. Santambrogio, Politecnico di Milano

Gunar Schirner, Northeastern University

Zili Shao, The Chinese University of Hong Kong

Aviral Shrivastava, Arizona State University

Sandeep Shukla, Indian Institute of Technology Kanpur

Amit Kumar Singh, University of Essex

Todor Stefanov, Leiden University

Greg Stitt, University of Florida

Sander Stuijk, Eindhoven University of Technology

Fatemeh Tehranipoor, San Francisco State University

Jürgen Teich, University of Erlangen-Nuremberg

Ishan Thakkar, University of Kentucky

Hiroyuki Tomiyama, Ritsumeikan University

Frank Vahid, University of California, Riverside

Eugenio Villar, University of Cantabria

Chao Wang, University of Science and Technology of China

Jiang Xu, Hong Kong University of Science and Technology

Chengmo Yang, University of Delaware

Ming-Chang Yang, The Chinese University of Hong Kong

Haibo Zeng, Virginia Tech

2020 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES)



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Program Committee (EMSOFT)

Program Chairs

Timothy Bourke

Inria, France

Linh Thi Xuan Phan

University of Pennsylvania, USA

Members

Houssam Abbas, Oregon State University, USA

Tarek Abdelzaher, University of Illinois at Urbana Champaign, USA

Stanley Bak, Safe Sky Analytics, USA

Ayca Balkan, Medtronic Inc, USA

Guillaume Baudart, IBM Watson, USA

Enrico Bini, University of Turin, Italy

Alessandro Biondi, Scuola Superiore Sant'Anna - Pisa, Italy

Sergiy Bogomolov, Newcastle University, UK

Borzoo Bonakdarpour, Iowa State University, USA

Björn Brandenburg, Max Planck Institute for Software Systems (MPI-SWS), Germany

David Broman, KTH Royal Institute of Technology, Sweden

Li-Pin Chang, National Chiao Tung University, Taiwan

Wanli Chang, University of York, UK

Thidapat Chantem, Virginia Tech, USA

David Cock, ETH Zürich, Switzerland

Thao Dang, CNRS, France

Pallab Dasgupta, IIT Kharagpur, India

Dionisio De Niz, CMU Software Engineering Institute, USA

André DeHon, University of Pennsylvania, USA

Patricia Derler, National Instruments, USA

Parasara Sridhar Duggirala, University of North Carolina at Chapel Hill, USA

Rolf Ernst, TU Braunschweig, Germany

Georgios Fainekos, Arizona State University, USA

Vinod Ganapathy, Indian Institute of Science, Bangalore, India

Pierre-Loïc Garoche, Onera, Tolouse, France

Marc Geilen, Eindhoven University of Technology, The Netherlands

Gregor Goessler, Inria, France

Kees Goossens, Eindhoven University of Technology, The Netherlands

Nan Guan, The Hong Kong Polytechnic University,

Zhishan Guo, University of Central Florida, USA

Ichiro Hasuo, National Institute of Informatics, Japan

Jean-Baptiste Jeannin, University of Michigan, USA

Susmit Jha, SRI International, USA

Yu Jiang, Tsinghua University, China

Xenofon Koutsoukos, Vanderbilt University, USA

Swarun Kumar, Carnegie Mellon University, USA

Shan Lin, Stonybrook University

Renato Mancuso, Boston University, USA

Matthieu Moy, Université Claude Bernard Lyon, France

Sam H. Noh, Ulsan National Institute of Science and Technology (UNIST), South Korea

Necmiye Ozay, University of Michigan, USA



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Claire Pagetti, Onera / ENSEEIHT, France

Gabriel Parmer, George Washington University, USA

Marc Pouzet, École normale supérieure, France

Pavithra Prabhakar, Kansas State University, USA

Sylvie Putot, École polytechnique, France

S Ramesh, General Motors, USA

Abhik Roychoudhury, National University of Singapore, Singapore

Indranil Saha, IIT Kanpur, India

Wolfgang Schröder-Preikschat, Friedrich-Alexander University Erlangen-Nürnberg, Germany

Donatella Sciuto, Polytechnic University of Milan, Italy

Lothar Thiele, ETH Zürich, Switzerland

Marcus Völp, University of Luxembourg, Luxembourg

Bryan Ward, MIT Lincoln Laboratory, USA

Gera Weiss, Ben Gurion University of the Negev, Israel

Bai Xue, State Key Laboratory of Computer Science, Institute of Software, Chinese Academy of Sciences, China

Jason Xue, City University of Hong Kong

Naijun Zhan, State Key Laboratory of Computer Science, Institute of Software, Chinese Academy of Sciences, China

WiP Committee

Mihail Asavoae, CEA List, France
Unmesh Dutta Bordoloi, General Motors, USA
Arvind Easwaran, Nanyang Technological University, Singapore
Petru Eles, Linkoping University, Sweden
Fanxin Kong, Syracuse University, USA
Vuk Lesi, Intel Labs, USA
Chung Wei Lin, National Taiwan University, Taiwan
Mitra Nasri, Eindhoven University of Technology, Netherlands
Oleg Sokolsky, University of Pennsylvania, USA



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Reviewers

Adam Kostrzewa Adrien Guatto Akarsh Prabhakara Akihisa Yamada Akshay Gadre Akshay Mambakam Alain Girault Ali Ozdagli Alireza Esfahani Andreas Biri Antonio Bruto da Cost

Andreas Biri
Antonio Bruto da Costa
Anway Mukherjee
Aritra Hazra
Arpan Gujarati
Arun Adiththan
Ashikahmed Bhuiyan
Ashkan Farhangi
Atul Bansal
Bassel El Mabsout
Benedict Herzog
Beomseok Nam
Bohua Zhan

Briti Gangopadhyay Carlos Barreto Claire Maiza Daniel Casini Daniel Lundén Denis Hoornaert Dharmesh Tarapore Diana Zhang Dimitrios Boursinos

Borislav Nikolic

Dung Tran Elias Castegren Federico Reghenzani Feiyang Cai Frédéric Boniol

Georg von der Brüggen

Glen Chou
Golsana Ghaemi
Guillaume Salagnac
Hamza Bourbouh
Haojian Jin
Hoang-Dung Tran
Ismail Lahkim-Bennani
Jean-Louis Colaço
Jiang Bian

Jiani Li Jingxian Wang Johannes Schlatow Joseph Devietti Kai Gemlau Kostiantyn Potomkin Kwesi Rutledge

Lélio Brun Linnea Ingmar Liren Yang Marco Maida Marco Perronet Mauricio Chimento Md Sanzid Bin Hossain Mischa Moestl

Mischa Moesti Mischa Möstl Naomi Stricker Nathanaël Sensfelder Nikolaos Kekatos Oscar Eriksson Pascal Fradet Pascal Raymond Paulius Stankaitis Paul Rousse Peter Ulbrich

Peter Waegemann Phillip Raffeck Pierre-Julien Chaine Prakash M. Peranandam

Pratham Oza Rami Debouk Ratan Lal Roman Trueb

Sadegh Soudjani Saeid Dehnavi Saranya Natarajan Sergey Bohzko Shahin Roozkhosh

Pranav Ashok

Shahin Roozkhosh Shakiba Yaghoubi Shayan Tabatabaei Simon Schuster Stefan Draskovic Stefan Klikovits Stefan Reif Sudharsan Vaidhun

Sudipa Mandal
Takamasa Okudono
Tanmaya Mishra
Thawra Kadeed
Thomas Mari
Timo Hoenig
Tim Rheinfels
Tobias Blass
Túlio Pascoal
Vaibhav Singh
Viktor Palmkvist
Waseem Abbas
Weijiang Kong

Yinghe Han Youcef Bouchebaba

Zexiang Liu Zhan Gao Zheng Dong Zhongnan Qu

Xiaoyi Zhang



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Keynote Talks

Keynote 1	Skin-Like Wireless Wearables – From Premature Babies in the NICU to Patients with COVID-19
Day /Date	Monday, 21 September 2020
Speaker	Professor John A. Rogers Northwestern University; Simpson/Querrey Institute McCormick School of Engineering; Weinberg College of Arts and Sciences and Feinberg School of Medicine, IL, USA

Abstract

Recent global events are reshaping the geopolitical and socio-economic landscape in ways that will likely alter research priorities for at least a generation – a broad consensus is that long-term solutions to the underlying societal challenges will only occur through innovative technologies and advanced medicines, as life-saving diagnostics, digital biosensors, therapeutics and preventatives. This talk will outline work that intersects with essential unmet needs in this broader context, specifically in the form of skin-like wireless wearables for continuous monitoring of physiological status with clinical-grade precision. The focus is on foundational ideas in materials, design and manufacturing, with examples of devices designed for patient populations that range from premature babies in neonatal intensive care units to COVID-19 patients in the hospital and the home – both deployed locally within the medical complex here in Chicago and globally in clinics across lower and middle income countries in Africa and Central America.

Biography



Professor John A. Rogers
Northwestern University;
Simpson/Querrey Institute McCormick School of Engineering;
Weinberg College of Arts and Sciences and
Feinberg School of Medicine
IL, USA.

John A. Rogers is the Simpson/Querrey Professor of Materials Science and Engineering, Biomedical Engineering and Medicine at Northwestern University, where he is also Director of the Institute for Bioelectronics. He has published more than 750 papers, he is a co-inventor on more than 100 patents and he has co-founded several successful technology companies. His research has been recognized by many awards,

including a MacArthur Fellowship (2009), the Lemelson-MIT Prize (2011) and the Benjamin Franklin Medal (2019). He is a member of the National Academy of Engineering, the National Academy of Sciences, the National Academy of Medicine and the American Academy of Arts and Sciences.



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Keynote 2	Digital Twins: Challenges and Opportunities in Various Industries
Day /Date	Tuesday, 22 September 2020
Speaker	Dr. Prith Banerjee Chief Technology Officer, ANSYS, PA, USA

Abstract

Various industries such as Manufacturing, Energy and Utilities, Automotive, Aerospace and Defense, Logistics and Transportation, and Building Management, have proposed the use of Digital Twins to aid the Design, Analysis, Build, Manufacturing and Operations phases of asset-intensive industries. Digital Twins have a physical asset, a virtual asset (a simulation model of the asset), and a two-way information flow between the physical and virtual worlds using an IOT platform. While most companies use data-based analytics and machine learning to build Digital Twins, they require lots of training data and the accuracy is limited to the observed data. Some industries have started using physics based simulation to build digital twins and while these approaches are accurate they require long computation times to deploy. Most recently, companies are using Hybrid approaches combining data-based analytics and physics-based approaches to build these digital twins that are very accurate and require less training data, and drive high operational efficiency of assets and process industries and manufacturing plants. In this talk we will discuss the challenges and opportunities of digital twins in various industries and the latest research approaches.

Biography



Dr. Prith BanerjeeChief Technology Officer ANSYS, PA, USA

Prith Banerjee is Chief Technology Officer at ANSYS, a leader in engineering simulation. In this role, he leads the evolution of ANSYS' technology and champions the company's next phase of innovation and growth. Prior to that, he was Executive Vice President and Chief Technology Officer of Schneider Electric. Formerly, he was Managing Director of Global Technology R&D at Accenture. Earlier, he was Chief Technology Officer and Executive Vice President of ABB. Earlier, he was Senior Vice president of Research and Director of HP Labs. Formerly, he was Dean of the College of Engineering at the University of Illinois at Chicago. Formerly he was the Walter P.

Murphy Professor and Chairman of ECE at Northwestern University. Prior to that, he was professor of ECE at the University of Illinois. In 2000, he was Founding CEO of AccelChip which was sold to Xilinx Inc. in 2006. During 2005-2011, he was Founder, Chairman and Chief Scientist of BINACHIP. His research interests are in electronic design automation, and parallel computing, and he is the author of about 350 research papers. He has also supervised 37 Ph.D. students.

Banerjee currently serves on the Board of Directors of Cubic Corporation and Software Motor Company. In the past, he has served on Boards for Cray, Inc., the Anita Borg Institute, the Computer Science Board of the National Academy of Engineering and the Technical Advisory Boards of Ambit, Atrenta, Calypto, and Cypress. He was listed in the FastCompany list of 100 top business leaders in 2009. He is a Fellow of the AAAS, ACM and IEEE and a recipient of the 1996 ASEE Terman Award and the 1987 NSF Presidential Young Investigator Award. He received a B.Tech. (President's Gold Medalist) in electronics engineering from the Indian Institute of Technology, Kharagpur, and an M.S. and Ph.D. in electrical engineering from the University of Illinois, Urbana.



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Best Paper Award

CODES+ISSS

Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference Chih-Kai Kang, *Academia Sinica*Hashan Roshantha Mendis, *Academia Sinica*Chun-Han Lin, *National Taiwan Normal University*Ming-Syan Chen, *National Taiwan University*Pi-Cheng Hsiu, *Academia Sinica*

StereoEngine: An FPGA-based Accelerator for Real-Time High-quality Stereo Estimation with Binary Neural Network

Gang Chen, Sun Vat-sen University

Gang Chen, Sun Yat-sen University Yehua Ling, Sun Yat-sen University Tao He, Northeastern University Haitao Meng, Northeastern University Shengyu He, Northeastern University Yu Zhang, Sun Yat-sen University Kai Huang, Sun Yat-sen University

Tensor Optimization for High-level Synthesis Design Flows Marco Siracusa, *Politecnico di Milano* Fabrizio Ferrandi, *Politecnico di Milano*

CASES

Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems Martin Kristien, University of Edinburgh
Tom Spink, University of Edinburgh
Brian Campbell, University of Edinburgh
Susmit Sarkar, University of St. Andrews
Ian Stark, University of Edinburgh
Björn Franke, University of Edinburgh
Igor Böhm, Synopsys Inc
Nigel Topham, University of Edinburgh

Patch-based Data Management for Dual-copy Buffers in RAID-enabled SSDs Jun Li, Southwest University of China Zhibing Sha, Southwest University of China Zhigang Cai, Southwest University of China Francois Trahay, Telecom Sudparis, France Jianwei Liao, Southwest University of China



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Efficient Scheduling of Irregular Network Structures on CNN Accelerators Shixuan Zheng, Tsinghua University
Xianjue Zhang, Tsinghua University
Daoli Ou, Tsinghua University
Shibin Tang, TsingMicro Tech. Ltd.
Leibo Liu, Tsinghua University
Shaojun Wei, Tsinghua University
Shouyi Yin, Tsinghua University

EMSOFT

EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking Instrumentation
Jian Gao, School of Software, Tsinghua University
Yiwen Xu, School of Software, Tsinghua University
Yu Jiang, Tsinghua University
Zhe Liu, College of Computer Science and Technology, Nanjing University of Aeronautics and Astronautics
Wanli Chang, University of York
Xun Jiao, Department of Electrical and Computer Engineering, Villanova University
Jiaguang Sun, School of Software, Tsinghua University

Efficient Feasibility Analysis for Graph-based Real-Time Task Systems Jinghao Sun, Dalian University of Technology Rongxiao Shi, Northeastern University Kexuan Wang, Northeastern University Nan Guan, The Hong Kong Polytechnic University Zhishan Guo, University of Central Florida

Reachability Analysis of Linear Hybrid Systems via Block Decomposition Sergiy Bogomolov, Newcastle University
Marcelo Forets, Universidad de la Republica
Goran Frehse, University of Grenoble Alpes - Verimag
Kostiantyn Potomkin, Newcastle University
Christian Schilling, IST Austria



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Panel

Panel Discussion	Post COVID-19 Cyber Security: The Challenges and Solutions
Date/Time	September 23, 2020 (Wednesday) / 10:00 – 11:00 hrs
Moderator	Prof. Sri Parameswaran Professor & Program Director for Computer Engineering, School of Computer Science and Engineering, University of New South Wales, Australia

Panellists

Prof. Richard Buckland

Director of First Year Experience of UNSW, Professor in CyberCrime Cyberwar and Cyberterror at the School of Computer Science and Engineering University of New South Wales, Australia

Prof. Farinaz Koushanfar

Professor & Henry Booker Faculty Scholar Electrical and Computer Engineering (ECE) Department University of California San Diego (UCSD) USA

Prof. Nasir Memon

Vice Dean for Academics and Student Affairs and a Professor Computer Science and Engineering The New York University Tandon School of Engineering USA

Prof. Ingrid Verbauwhede

Research group COSIC, KU Leuven, ESAT/COSIC Heverlee, België



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Tutorials

Tutorial 1	Creating Domain-Specific Modeling Languages: Hands-on
Day / Date / Time	Sunday, 20 September 2020 / 09.00am – 1.00pm (Half-Day Tutorial with Hands-on Practical Training)
Organizer	Dr. Juha-Pekka Tolvanen <i>MetaCase</i>
Speakers	Dr. Juha-Pekka Tolvanen Dr. Steven Kelly MetaCase

Description

A horrible lie exists in our industry today: it says that defining a graphical domain-specific languages (DSLs) is difficult and time-consuming. In this tutorial, we will lay bare this fallacy and demonstrate how simple and quick it is to create domain-specific languages and their generators. Using a hands-on approach you will define several modeling languages and generators within a few hours, learning principles and best practices proven in industrial experience.

The tutorial teaches practical, repeatable steps to invent and implement DSL. The language definition process reveals the characteristics of DSLs that enable generating working code from models:

- DSL is based on the concepts of problem domain rather than code
- Scope of the language narrowed down to a particular domain
- Language minimizes the effort needed to create, update and check the models

Experience on using at least one modeling tool is required. Experience on language creation is not required.

Biography

Dr. Juha-Pekka Tolvanen is CEO of MetaCase. He has been involved in domain-specific languages and tools since 1991 and acted as a consultant world-wide on their use. Juha-Pekka has co-authored a book (Domain-Specific Modeling, Wiley 2008) and over 80 articles in software development magazines and conferences. Juha-Pekka holds a Ph.D. in computer science.

Dr. Steven Kelly is CTO of MetaCase and co-founder of the DSM Forum. He has over twenty years of experience of tool building and consultancy in Domain-Specific Modelling. As architect and lead developer of MetaEdit+, he has seen it win or be a finalist in awards from SD Times, Byte, and Jolt Productivity. He has co-authored a book and published over 50 articles in journals and conferences. Steven is a member of IASA and on the editorial board of the Journal of Database Management.



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Tutorial 2	Software-Defined Hardware: Digital Design with Chisel
Day / Date / Time	Sunday, 20 September 2020 / 09.00 am $ 1.00$ pm (Half-Day Tutorial with Hands-on Practical Training)
Speaker	Prof. Martin Schoeberl Technical University of Denmark, Denmark

Description

To develop future more complex digital circuits in less time we need a better hardware description language than VHDL or Verilog. Chisel is a hardware construction language intended to speed up the development of digital hardware and hardware generators.

Chisel is a hardware construction language implemented as a domain-specific language in Scala. Therefore, the full power of a modern programming language is available to describe hardware and, more important, hardware generators. Chisel has been developed at UC Berkeley and successfully used for several tape outs of RISC-V by UC Berkeley students and a chip for a tensor processing unit by Google. Here at the Technical University of Denmark we use Chisel in the T-CREST project and in teaching digital electronics and advanced computer architecture.

In this tutorial we will give an overview of Chisel to describe circuits, how to use the Chisel tester functionality to test and simulate digital circuits, present how to synthesize circuits for an FPGA, and present advanced functionality of Chisel for the description of circuit generators.

The aim of the course is to get a basic understanding of a modern hardware description language and be able to describe simple circuits in Chisel. This course will give a basis to explore more advanced concepts of circuit generators written in Chisel/Scala. The intended audience is hardware designers with some background in VHDL or Verilog, but Chisel is also a good first hardware language for software programmers entering into hardware design (e.g., porting software algorithms to FPGAs for speedup).

Biography

Martin Schoeberl received his PhD from the Vienna University of Technology in 2005. From 2005 to 2010 he has been Assistant Professor at the Institute of Computer Engineering. He is now Associate Professor at the Technical University of Denmark. His research interest is on hard real-time systems, time-predictable computer architecture, and real-time Java. Martin Schoeberl has been involved in a number of national and international research projects: JEOPARD, CJ4ES, T-CREST, RTEMP, the TACLE COST action, and PREDICT. He has been the technical lead of the EC funded project T-CREST. He has more than 100 publications in peer reviewed journals, conferences, and books.

Martin has been four times at UC Berkeley on 3-4 months research stays, where he has picked up Chisel and was in close contact with the developers of Chisel. He lead the research project T-CREST where most of the components have been written in Chisel.

Martin has published the book "Digital Design with Chisel", already in the 2nd edition, which is available in open source.



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Tutorial 3	Out-of-Order Parallel Simulation of SystemC Models using the RISC Framework
Day / Date / Time	Sunday, 20 September 2020 / 09.00am – 1.00pm (Half-Day Tutorial with Hands-on Practical Training)
Speaker	Prof. Rainer Döemer Center for Embedded and Cyber-physical Systems, University of California, Irvine

Description

The simulation of large SystemC models is slow due to the sequential nature of traditional simulators, such as the Accellera proof-of-concept reference implementation. Parallel Discrete Event Simulation (PDES) offers an order of magnitudespeedup, but incurs obstacles due to the cooperative multi-threading semantics of IEEE SystemC.

This tutorial introduces and practices the Recoding Infrastructure for SystemC (RISC) framework which enables aggressive automatic parallelization of SystemC simulation by use of out-of-order PDES which can achieve two orders of magnitude speedup. RISC also features advanced thread-aware static analysis of SystemC models using a dedicated compiler and segment graph data structure that allow deep insight into the potential parallelization of design models at hand.

- Introduction to Out-of-Order Parallel Discrete Event Simulation
- Overcoming the obstacles of IEEE SystemC Semantics
- RISC: Recoding Infrastructure for SystemC
- Hands-on Practical Training with RISC Compiler and Simulator
- Hands-on Practical Analysis of Parallel Potential of SystemC Models

Biography

Rainer Dömer is a full professor of Electrical Engineering and Computer Science and member of the Center for Embedded and Cyber-physical Systems (CECS) at the University of California, Irvine (UCI). His research interests include system-level design and methodologies, embedded computer systems, specification and modeling languages, advanced parallel simulation, and the integration of hard- and software systems. He has received the NSF CAREER Award for his research on efficient modeling of embedded computer systems in 2008, the best paper award at DATE 2014, and awards for teaching excellence in 2013, 2016, and 2019.



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Tutorial 4	Tasking Framework: Anopen-source software development library for on-board software systems
Day / Date / Time	Sunday, 20 September 2020 / 09.00am – 1.00pm (Pre-recorded Presentations with 1 hour Live Q&A)
Organizer	Zain A. H. Hammadeh Institute for Software Technology, German Aerospace Center (DLR)
Speakers	Zain A. H. Hammadeh Olaf Maibaum Institute for Software Technology, German Aerospace Center (DLR)

Description

Tasking Framework is a C++ software development library and an event-driven multithreading execution platform. It is developed by the Institute for Software Technology, German Aerospace Center (DLR). Tasking Framework is dedicated to improve the reusability developing embedded software systems and to reconcile the embedded software with model-driven software development. It can be used to develop, but not dedicated for, critical as well as non-critical embedded softwareon single-core as well as parallel architectures. Tasking Framework gives software developers the ability to implement their applications as task graphs with arbitrary activation patterns (periodic, aperiodic and sporadic) using a set of abstract classes with virtual methods. It is compatible with the POSIX-based operating systems, mainly Linux and RTEMS. The Tasking Framework was successfully used in, for instance, the attitude orbit control system of a satellite, the experiment control system on a sounding rocket, and in a lunar navigation system.

In this tutorial, we will present the main features of Tasking Framework, how to get it, use cases, and development process.

Biography

Zain A. H. Hammadeh is a research scientist at the German Aerospace Center (DLR). In 2019, he received his Ph.D. degree (Dr.-Ing.) in real-time systems from TU Braunschweig, Germany with Prof. Rolf Ernst. Since Feb. 2019 he joined the Institute for Software Technology as a research scientist.

Olaf Maibaum is a research scientist at the German Aerospace Center (DLR) since 2000. He was involved at DLR as software engineer for the on-board control software in several space projects, e.g. the attitude control systems of the BIRD, TET-1 and Eu. CROPIS small satellites. He received his Ph.D degree (Dr. rer. nat.) at the Carl von Ossietzky University in Oldenburg at the institute of Operating Systems and Distributed Systems in the year 2002 on the topic of static analysis of assembler code to determine the WCET in embedded real time software.



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Technical Programme

Session	1A:CASES —Memory Technologies
Date/Time	September 21, 2020 (Monday) / 11:00 – 11:45 hrs
Moderator	Sudeep Pasricha
Description	Memory has been key component of various computing platforms starting from mobile devices to high-performance computing (HPC) systems. This session presents papers showcasing recent advances on memory technologies.

▶ Hardware Memory Management for Future Mobile Hybrid Memory Systems

Fei Wen, Texas A&M University Mian Qin, Texas A&M University Paul Gratz, Texas A&M University Narasimha Reddy, Texas A&M University

Patch-based Data Management for Dual-copy Buffers in RAID-enabled SSDs

Jun Li, Southwest University of China Zhibing Sha, Southwest University of China Zhigang Cai, Southwest University of China Francois Trahay, Telecom Sudparis, France Jianwei Liao, Southwest University of China

Polyhedral Compilation for Racetrack Memories

Asif Ali Khan, TŪ Dresden Hauke Mewes, TU Dresden Tobias Grosser, ETH Zurich Torsten Hoefler, ETH Zurich Jeronimo Castrillon, TU Dresden

AXFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage

Yongwoo Lee, *University of Wisconsin-Madison*Jaehyun Park, *University of Ulsan*Junhee Ryu, *SK Hynix*

Younghyun Kim, University of Wisconsin-Madison

Optimization of Intercache Traffic Entanglement in Tagless Caches With Tiling

Opportunities

S R Swamy Saranam Chongala, Indian Institute of Technology Madras

Sumitha George, PSU

Hariram Thirucherai Govind, PSU

Jagadish Kotra, AMD

Madhu Mutyam, IIT Madras

John, Jack Sampson, Penn State

Mahmut Kandemir, *PSU*

Vijaykrishnan Narayanan, Penn State University



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	1B: CODES+ISSS —Neural Network and Accleration
Date/Time	September 21, 2020 (Monday) / 11:00 – 11:45 hrs
Moderator	Yuan-Hao Chang
Description	Deep learning and neural networks are increasingly becoming a key component of embedded systems across numerous application domains. This session explores both the design of energy-efficient and high-performance neural network accelerators and design space exploration methods to assist in designing those accelerators.

Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference Chih-Kai Kang, Academia Sinica
Hashan Roshantha Mendis, Academia Sinica
Chun-Han Lin, National Taiwan Normal University
Ming-Syan Chen, National Taiwan University
Pi-Cheng Hsiu, Academia Sinica

FSA: A Fine-Grained Systolic Accelerator for Sparse CNNs

Fanrong Li, Institute of Automation, CAS Gang Li, Institute of Automation, CAS Zitao Mo, Institute of Automation, CAS Xiangyu He, Institute of Automation, CAS Jian Cheng, Institute of Automation, CAS

StereoEngine: An FPGA-based Accelerator for Real-Time High-quality Stereo Estimation with Binary Neural Network

Gang Chen, Sun Yat-sen University Yehua Ling, Sun Yat-sen University Tao He, Northeastern University Haitao Meng, Northeastern University Shengyu He, Northeastern University Yu Zhang, Sun Yat-sen University Kai Huang, Sun Yat-sen University



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

SuperSlash: A Unified Design Space Exploration and Model Compression
Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip
Memory Access Volume

Hazoor Ahmad, Information Technology University

Tabasher Arif, ITU

Muhammad Abdullah Hanif, Institute of Computer Engineering, Vienna University of Technology

Rehan Hafiz, ITU

Muhammad Shafique, Vienna University of Technology, TU Wien

WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm

Xuan Wang, University of Science and Technology of China Chao Wang, University of Science and Technology of China Jing Cao, University of Science and Technology of China Lei Gong, University of Science and Technology of China Xuehai Zhou, University of Science and Technology of China

Session	1C: EMSOFT—Real-Time Scheduling
Date/Time	September 21, 2020 (Monday) / 11:00 – 11:45 hrs
Moderator	Tarek Abdelzaher , University of Illinois at Urbana Champaign, USA
Description	Scheduling algorithms and analyses with a focus on real-time and energy.

- Suspension-Aware Earliest-Deadline-First Scheduling Analysis
 Mario Guenzel, TU Dortmund University
 Georg von der Brüggen, Max Planck Institute for Software Systems (MPI-SWS)
 Jian-Jia Chen, TU Dortmund
- Static Scheduling of Moldable Streaming Tasks with Task Fusion for Parallel Systems with DVFS

Christoph Kessler, *Linköping University* Sebastian Litzinger, *FernUniversität in Hagen* Joerg Keller, *FernUniversitaet in Hagen*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Efficient Feasibility Analysis for Graph-based Real-Time Task Systems
Jinghao Sun, Dalian University of Technology
Rongxiao Shi, Northeastern University
Veryon Wong, Northeastern University

Kexuan Wang, Northeastern University Nan Guan, The Hong Kong Polytechnic University

Zhishan Guo, University of Central Florida

Precedence-aware Automated Competitive Analysis of Real-time Scheduling Krishnendu Chatterjee, IST Austria

Andreas Pavlogiannis, *Aarhus University* Nico Schaumberger, *Vienna University of Technology*

Ulrich Schmid, Vienna University of Technology

Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan

Jing Huang, Hunan University Renfa Li, Hunan University Xun Jiao, Villanova University

Yu Jiang, Tsinghua University

Wanli Chang, *University of York*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	2A:CASES— Energy-efficient ML for IoT and Edge Devices
Date/Time	September 21, 2020 (Monday) / 11:45 – 12:30 hrs
Moderator	Ryan Kim
Description	Advances in Machine Learning (ML) algorithms are key for the successful deployment of IoT and edge devices. This session focuses on application of ML algorithms in resource constraint environments.

Fusion-Catalyzed Pruning for Optimizing Deep Learning on Intelligent Edge Devices
Guangli Li, Institute of Computing Technology, Chinese Academy of Sciences

Xiu Ma, Jilin University

Xueying Wang, Institute of Computing Technology, Chinese Academy of Sciences Lei Liu, Institute of Computing Technology, Chinese Academy of Sciences Jingling Xue, UNSW Sydney

Xiaobing Feng, Institute of Computing Technology, Chinese Academy of Sciences

Efficient Scheduling of Irregular Network Structures on CNN Accelerators

Shixuan Zheng, Tsinghua University Xianjue Zhang, Tsinghua University Daoli Ou, Tsinghua University Shibin Tang, TsingMicro Tech. Ltd. Leibo Liu, Tsinghua University Shaojun Wei, Tsinghua University Shouyi Yin, Tsinghua University

FSpiNN: An Optimization Framework for Memory-Efficient and Energy-Efficient Spiking Neural Networks

Rachmad Vidya Wicaksana Putra, Technische Universität Wien Muhammad Shafique, Vienna University of Technology TU Wien

Analyzing Deep Learning for Time-Series Data through Adversarial Lens in Mobile and IoT Applications

Taha Belkhouja, *Washington State University* Jana Doppa, *Washington State University*

MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices

> Faiq Khalid, Technische Universität Wien Syed Rafay Hasan, Tennessee Tech& University Sara Zia, NUST SEECS Osman Hasan, NUST Falah Awwad, United Arab Emirates University Muhammad Shafique Vienna University of Technology TU Wien



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	2B:CODES+ISSS — Multicore and Approximate Architectures
Date/Time	September 21, 2020 (Monday) / 11:45 – 12:30 hrs
Moderator	Liang Shi
Description	High-performance and energy-efficient multicore architectures are widely utilized within modern embedded systems. This session presents novel methods for approximate computing, approximate communication, time-predictable memory architectures and more accurate power estimation methods.

Learning-Based Quality Management for Approximate Communication in Network-on-Chips

Yuechen Chen, *The George Washington University* Ahmed Louri, *The George Washington University*

Aggressive Fine-Grained Power Gating of NoC Buffers

Yibo Wu, Tsinghua University
Leibo Liu, Tsinghua University
Liang Wang, Tsinghua University
Xiaohang Wang, South China University of Technology
Jie Han, University of Alberta
Chenchen Deng, Tsinghua University
Shaojun Wei, Tsinghua University

Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multicore Architectures

Haitong Wang, *University of York*Neil Audsley, *University of York*X. Sharon Hu, *University of Notre Dame*Wanli Chang, *University of York*

Risk-5: Controlled approximations for RISC-V

Isaías Bittencourt Felzmann, *University of Campinas* João Fabrício Filho, *Unicamp/UTFPR* Lucas Wanner, *Unicamp*

A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power

Mark Sagi, *TU Munich*Nguyen Anh Vu Doan, *Technical University of Munich*Martin Rapp, *Karlsruhe Institute of Technology*Thomas Wild, *Technical University of Munich*Joerg Henkel, *KIT*Andreas Herkersdorf, *TU München*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	2C:EMSOFT — Energy Aware Applications and Techniques
Date/Time	September 21, 2020 (Monday) / 11:45 – 12:30 hrs
Moderator	Lothar Thiele, ETH Zürich, Switzerland
Description	Techniques and applications with a focus on optimizing battery performance and energy use.

LATICS: A Low-overhead Adaptive Task-based Intermittent Computing System

Songran Liu, Northeastern University
Wei Zhang, The Hong Kong Polytechnic University
Mingsong Lv, Northeastern University
Qiulin Chen, Huawei Technologies Co., Ltd.
Nan Guan, The Hong Kong Polytechnic University

Managing Fleets of LEO Satellites: Nonlinear, Optimal, Efficient, Scalable, Usable, and Robust

Gregory Stock, Saarland University
Juan Fraire, Saarland University
Tobias Mömke, Saarland University
Holger Hermanns, Saarland University
Fakhri Babayev, GomSpace A/S
Eduardo Cruz, GomSpace A/S

Optimizing Discharge Efficiency of Reconfigurable Battery With Deep Reinforcement Learning

Seunghyeok Jeon, *Yonsei univ*. Jiwon Kim, *Yonsei univ*. Junick Ahn, *Yonsei univ*. Hojung Cha, *Yonsei univ*.

Optrone: Maximizing Performance and Energy Resources of Drone Batteries

Jiwon Kim, Yonsei University Yonghun Choi, Yonsei University Seunghyeok Jeon, Yonsei University Jaeyun Kang, Yonsei University Hojung Cha, Yonsei University

Optimizing Energy in Non-preemptive Mixed-Criticality Scheduling by Exploiting Probabilistic Information

Ashikahmed Bhuiyan, *University of Central Florida* Federico Reghenzani, *Politecnico di Milano* William Fornaciari, *Politecnico di Milano* Zhishan Guo, *University of Central Florida*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	3A:CASES — Processor Architecture
Date/Time	September 22, 2020 (Tuesday) / 11:00 – 11:45 hrs
Moderator	Ganapati Bhat
Description	Heterogeneous processors have been at the heart of the state-of-the many-core architectures. This session presents latest scheduling, run-time management and optimization of processor architecture under emerging workloads.

Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems

Martin Kristien, University of Edinburgh Tom Spink, University of Edinburgh Brian Campbell, University of Edinburgh Susmit Sarkar, University of St. Andrews Ian Stark, University of Edinburgh Björn Franke, University of Edinburgh Igor Böhm, Synopsys Inc. Nigel Topham, University of Edinburgh

VisSched: An Auction-Based Scheduler for Vision Workloads on Heterogeneous Processors

Diksha Moolchandani, *IIT Delhi* Anshul Kumar, *I.I.T. Delhi* José F. Martínez, *Cornell University* Smruti R. Sarangi, *IIT Delhi*

Dynamic Power and Energy Management for NCFET-based Processors

Sami Salamin, Karlsruhe Institute of Technology Martin Rapp, Karlsruhe Institute of Technology Joerg Henkel, KIT Andreas Gerstlauer, The University of Texas at Austin Hussam Amrouch, Karlsruhe Institute of Technology

FINDER: Find Efficient Parallel Instructions for ASIPs to Improve Performance of Large Applications

Vikkitharan Gnanasambandapillai, *UNSW* Jorgen Peddersen, *UNSW* Roshan Ragel, *University of Peradeniya* Sri Parameswaran, *UNSW*

NPU Thermal Management

Hussam Amrouch, Karlsruhe Institute of Technology Georgios Zervakis, Karlsruhe Institute of Technology Sami Salamin, Karlsruhe Institute of Technology Hammam Kattan, Karlsruhe Institute of Technology Iraklis Anagnostopoulos, Southern Illinois University Carbondale Joerg Henkel, KIT



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	3B:CODES+ISSS — HLS and System Design
Date/Time	September 22, 2020 (Tuesday) / 11:00 – 11:45 hrs
Moderator	Ann Gordon-Ross
Description	The increasing complexity of embedded systems demands efficient system design methodologies to assist designers in optimizing and secure these systems. This session presents high-level synthesis and system-level design methods that can optimize design for different underlying architectures.

Tensor Optimization for High-level Synthesis Design Flows

Marco Siracusa, *Politecnico di Milano* Fabrizio Ferrandi, *Politecnico di Milano*

AnyHLS: High-Level Synthesis with Partial Evaluation

M. Akif Özkan, Friedrich-Alexander-Universität Erlangen-Nürnberg, FAU Arsène Pérard-Gayot, Saarland University
Richard Membarth, Saarland University
Philipp Slusallek, DFKI & Saarland University
Roland Leißa, Saarland University
Sebastian Hack, Saarland University

Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Närnberg, FAU Frank Hannig, Friedrich-Alexander University Erlangen-Närnberg, FAU

Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search with Hot Start

Weiwen Jiang, University of Notre Dame Lei Yang, University of Notre Dame Sakyasingha Dasgupta, Edgecortix Inc. Jingtong Hu, University of Pittsburgh Yiyu Shi, University of Notre dame

MeXT-SE: A Design Tool to Transparently Generate Secure MPSoC

Md Jubaer Hossain Pantho, *University of Florida* Christophe Bobda, *University of Florida*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	3C:EMSOFT — Hybrid Systems and Neural Networks
Date/Time	September 22, 2020 (Tuesday) / 11:00 – 11:45 hrs
Moderator	Sylvie Putot, École polytechnique, France
Description	Falsification, verification, and applications of hybrid systems models and neural networks.

Safety Verification for Random Ordinary Differential Equations

Bai Xue, Institute of Software Chinese Academy of Sciences
Martin Fränzle, Carl von Ossietzky Universität, Oldenburg, Germany
Naijun Zhan, Institute of Software, Chinese Academy of Sciences
Sergiy Bogomolov, Newcastle University
Bican Xia, School of Mathematical Sciences, Peking University

Reachability analysis of linear hybrid systems via block decomposition

Sergiy Bogomolov, *Newcastle University*Marcelo Forets, *Universidad de la Republica*Goran Frehse, *University of Grenoble Alpes - Verimag*Kostiantyn Potomkin, *Newcastle University*Christian Schilling, *IST Austria*

Hybrid System Falsification under (In)equality Constraints via Search Space Transformation

> Zhenya Zhang, National Institute of Informatics Paolo Arcaini, National Institute of Informatics Ichiro Hasuo, National Institute of Informatics

Divide and Slide: Layer-Wise Refinement for Output Range Analysis of Deep Neural Networks

Chao Huang, Northwestern University Jiameng Fan, Boston University Xin Chen, University of Dayton Wenchao Li, Boston University Qi Zhu, Northwestern University

Pruning Deep Reinforcement Learning for Dual User Experience and Storage Lifetime Improvement on Mobile Devices

Chao Wu, city university of hong kong Yufei Cui, City University of Hong Kong Cheng Ji, Nanjing University of Science and Technology Tei-Wei Kuo, City University of Hong kong Jason Xue, City University of Hong Kong



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	4A:CASES — Design Space Exploration
Date/Time	September 23, 2020 (Tuesday) / 11:45 – 12:30 hrs
Moderator	Muhammad Shafique
Description	Resource management is essential to improve performance and energy-efficiency of processors. This session presents papers addressing high level synthesis, memory management and security challenges in processor architectures.

▶ Toward Speculative Loop Pipelining for High-Level Synthesis

Steven Derrien, *University of Rennes 1/IRISA*Thibaut Marty, *Univ Rennes, Inria, CNRS, IRISA*Simon Rokicki, *Irisa*Tomofumi Yuki, *INRIA*

Leveraging Prior Knowledge for Effective Design-Space Exploration in High-Level Synthesis

Lorenzo Ferretti, *Universit della Svizzera italiana* Jihye Kwon, *Columbia University* Giovanni Ansaloni, *USI Lugano* Giuseppe Di Guglielmo, *Columbia University* Luca Carloni, *Columbia University* Laura Pozzi, *USI Lugano*

Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation

Nicolas Belleville, *Univ Grenoble Alpes, CEA, List, F-38000 Grenoble*Damien Couroussé, *Univ. Grenoble Alpes, CEA, LIST, F-38000 Grenoble, France*Karine Heydemann, *Sorbonne Universiät, CNRS, LIP6, F-75005 Paris, France*Quentin Meunier, *Sorbonne Universiät, CNRS, LIP6, F-75005 Paris, France*Inès Ben El Ouahma, *Sorbonne Universiät, CNRS, LIP6, F-75005 Paris, France*

Boosting User Experience via Foreground-Aware Cache Management in UFS Mobile Devices

Chao Wu, city university of hong kong Qiao Li, City University of Hong Kong Cheng Ji, Nanjing University of Science and Technology Tei-Wei Kuo, City University of Hong Kong Jason Xue, City University of Hong Kong

Combating Enhanced Thermal Covert Channel in Multi-/Many-core Systems with Channel-aware Jamming

Jiachen Wang, South China University of Technology
Xiaohang Wang, South China University of Technology
Yingtao Jiang, University of Nevada, Las Vegas
Amit Kumar Singh, University of Essex
Letian Huang, University of Electronic Science and Technology of China
Mei Yang, University of Nevada, Las Vegas



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	4B:CODES+ISSS — Security and Authentication
Date/Time	September 23, 2020 (Tuesday) / 11:45 – 12:30 hrs
Moderator	Brett Meyer
Description	Safety-critical and life-critical systems require both security and resilience. This sessions presents new methods for control-flow integrity, authentication and bit error resilience.

ABCFI: Fast and Lightweight Fine-Grained Hardware-Assisted Control-Flow Integrity

Jinfeng Li, Institute of Information Engineering, Chinese Academy of Sciences, School of Cyber Security, University of Chinese Academy of Sciences
Liwei Chen, Institute of Information Engineering, Chinese Academy of Sciences, School of Cyber Security, University of Chinese Academy of Sciences
Gang Shi, Institute of Information Engineering, Chinese Academy of Sciences, School of Cyber Security, University of Chinese Academy of Sciences
Kai Chen, Institute of Information Engineering, Chinese Academy of Sciences, School of

Cyber Security, University of Chinese Academy of Sciences

Dan Meng, Institute of Information Engineering, Chinese Academy of Sciences, School of
Cyber Security, University of Chinese Academy of Sciences

ECG-based Authentication using Timing-Aware Domain-Specific Architecture

Renato Cordeiro, San Jose State University
Dhruv Gajaria, University of Arizona
Ankur Limaye, University of Arizona
Tosiron Adegbija, University of Arizona
Nima Karimian, San Jose State University
Fatemeh Tehranipoor, Santa Clara University

Efficient Return Address Verification Based on Dislocated Stack

Qizhen Xu, Chinese Academy of Sciences Jinfeng Li, Chinese Academy of Sciences Yongyue Li, Chinese Academy of Sciences Liwei Chen, Chinese Academy of Sciences Gang Shi, Chinese Academy of Sciences

Boosting Bit-Error Resilience of DNN Accelerators Through Median Feature Selection Elbruz Ozen, *University of California, San Diego*Alex Orailoglu, *UC San Diego*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	4C:EMSOFT — Control, Sensing and Probability
Date/Time	September 23, 2020 (Tuesday) / 11:45 – 12:30 hrs
Moderator	Guillaume Baudart, IBM Watson, USA
Description	Implementing and analyzing Cyber-Physical Systems with a particular focus on handling uncertainty and sensors.

- Automated Controller and Sensor Configuration Synthesis using Dimensional Analysis
 Marcus Pirron, Max Planck Institute for Software Systems
 Damien Zufferey, Max Planck Institute for Software Systems (MPI-SWS)
 Phillip Stanley-Marbell, University of Cambridge
- Exploring Edge Computing for Multitier Industrial Control Yehan Ma, Washington University in St. Louis Chenyang Lu, Washington University in St. Louis Bruno Sinopoli, Washington University in St. Louis Shen Zeng, Washington University in St. Louis
- Compositional Probabilistic Analysis of Temporal Properties over Stochastic Detectors
 Ivan Ruchkin, University of Pennsylvania
 Oleg Sokolsky, University of Pennsylvania
 James Weimer, University of Pennsylvania
 Tushar Hedaoo, University of Pennsylvania
 Insup Lee, University of Pennsylvania
- Fast Attack-Resilient Distributed State Estimator for Cyber-Physical Systems
 Feng Yu, University of Central Florida
 RajGautam Dutta, University of Central Florida
 Teng Zhang, University of Central Florida
 Yaodan Hu, University of Florida
 Yier Jin, University of Florida
- Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications

 Ming Hu, East China Normal University
 Wenxue Duan, Michigan Technological University
 Min Zhang, East China Normal University
 Tongquan Wei, East China Normal University

Mingsong Chen, East China Normal University



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	4D: EMSOFT— Systems-level Hardware and Software
Date/Time	September 23, 2020 (Tuesday) / 11:45 – 12:30 hrs
Moderator	Bryan Ward, MIT Lincoln Laboratory, USA
Description	Techniques for GPUs, MPSoCs, FPGAs, NoCs, Firmware and microcontrollers.

Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms

Homa Aghilinasab, *University of Waterloo* Waqar Ali, *University of Kansas at Lawrence* Heechul Yun, *University of Kansas* Rodolfo Pellizzoni, *University of Waterloo*

HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCs

Sergi Vilardell, *Polytechnic University of Catalonia*Roberto Santalla, *Barcelona Supercomputing Center*Isabel Serra, *Centre de Recerca Matematica*Enrico Mezzetti, *Barcelona Supercomputing Center, BSC*Jaume Abella, *Barcelona Supercomputing Center, BSC-CNS*Francisco J Cazorla, *Barcelona Supercomputing Center*

▶ HopliteRT*: Real-Time NoC for FPGA

Yilian Ribot, Cister Research Centre Geoffrey Nelissen, Eindhoven University of Technology

EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking

Jian Gao, School of Software, Tsinghua University Yiwen Xu, School of Software, Tsinghua University

Yu Jiang, Tsinghua University

Zhe Liu, College of Computer Science and Technology, Nanjing University of Aeronautics and Astronautics

Wanli Chang, *University of York*

Xun Jiao, Department of Electrical and Computer Engineering, Villanova University Jiaguang Sun, School of Software, Tsinghua University

eWASM: Practical Software Fault Isolation for Reliable Embedded Devices

Gregor Peach, George Washington University
Runyu Pan, George Washington University
Zhuoyi Wu, George Washington University
Gabriel Parmer, The George Washington University
Christopher Haster, ARM Ltd
Lucy Cherkasova, ARM Ltd



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	5A: CASES — Security and Reliability
Date/Time	September 23, 2020 (Wednesday) / 11:00 – 11:450 hrs
Moderator	Sai Manoj
Description	Secure and Reliable system design is essential for building a sustainable computing eco system. This session highlights papers addressing security and reliability challenges at various levels of computing stack starting from automotive to embedded systems to biochips.

NDRA: Intrusion Detection using Recurrent Autoencoders in Automotive Embedded Systems

Vipin Kumar Kukkala, *Colorado State University* Sooryaa Vignesh Thiruloga, *Colorado State University* Sudeep Pasricha, *Colorado State University*

SaeCAS: Secure Authenticated Execution using CAM-based Vector Storage

Orlando Arias, *University of Florida*Dean Sullivan, *University of Florida*Haoqi Shan, *University of Florida*Yier Jin, *University of Florida*

Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging

Virinchi Roy Surabhi, New York University
Prashanth Krishnamurthy, NYU Tandon School of Engineering
Hussam Amrouch, Karlsruhe Institute of Technology
Joerg Henkel, KIT
Ramesh Karri, NYU
Farshad Khorrami, NYU

Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes

Tung-Che Liang, *Duke University* Zhanwei Zhong, *Duke University* Miroslav Pajic, *Duke University* Krishnendu Chakrabarty, *Duke University*

Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks

Sarada Krithivasan, *Purdue University* Sanchari Sen, *Purdue University* Anand Raghunathan, *Purdue University*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	5B:CODES+ISSS — Biomedical, Enviormental and UAV Systems
Date/Time	September 23, 2020 (Wednesday) / 11:00 – 11:45 hrs
Moderator	Gunar Schirner
Description	This session explores the design and optimization to embedded system for remote health monitoring, underwater marine life imaging and large-scale environmental monitoring.

Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms

Elisabetta De Giovanni, École polytechnique fédérale de Lausanne Fabio Montagna, Università di Bologna
Benoît Denkinger, École polytechnique fédérale de Lausanne Simone Machetti, École polytechnique fédésrale de Lausanne Miguel Peón Quirós, EPFL ESL
Simone Benatti, Università di Bologna
Davide Rossi, University Of Bologna

Luca Benini, *Università di Bologna and ETH Zurich* David Atienza, *École Polytechnique Fédérale de Lausanne, EPFL*

Energy-Efficient Image Recognition System for Marine Life

Huseyin Seckin Demir, *Arizona State University* Jennifer Blain Christen, *Arizona State University* Sule Ozev, *ASU*

Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring

Xiaofan Yu, *University of California, San Diego* Kazim Ergun, *University Of California San Diego* Ludmila Cherkasova, *Arm Research* Tajana Rosing, *UCSD*

NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information

Amir Hosein Afandizadeh Zargari, University of California, Irvine Manik Dautta, University of California, Irvine Marzieh Ashrafi Amiri, University of California, Irvine Minjun Seo, University of California, Irvine Peter Tseng, University of California, Irvine Fadi Kurdahi, University of California, Irvine

Hydrone: Reconfigurable Energy Storage for UAV Applications

Jiwon Kim, Yonsei University Sungwoo Baek, Yonsei University Yonghun Choi, Yonsei University Junick Ahn, Yonsei University Hojung Cha, Yonsei University



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	5C:EMSOFT — Memory and GPUs
Date/Time	September 23, 2020 (Wednesday) / 11:00 – 11:45 hrs
Moderator	Nan Guan, The Hong Kong Polytechnic University
Description	Improving the performance and exploiting the properties of GPUs, SSDs, ReRAMs, DRAMs and paging on portable devices.

Enabling Latency-aware Data Initialization for Integrated CPU/GPU Heterogeneous Platform

Zhendong wang, UT Dallas Zihang jiang, Tsinghua University Zhen wang, UT Dallas Xulong tang, University of Pittsburgh Cong liu, UT Dallas Shouyi yin, Tsinghua University Yang hu, UT Dallas

Error Diluting: Exploiting 3-D NAND Flash Process Variation for Efficient Read on LDPC-Based SSDs

Kong-Kiat Yong, National Chiao Tung University Li-Pin Chang, National Chiao Tung University

On Minimizing Analog Variation Errors to Resolve the Scalability Issue of ReRAMbased Crossbar Accelerators

Yao-Wen Kang, National Taiwan University, CSIE Chun-Feng Wu, National Taiwan University & Academia Sinica Yuan-Hao Chang, Academia Sinica Tei-Wei Kuo, Academia Sinica & National Taiwan University Shu-Yin Ho, Macronix International Co., LTD.

Fast DRAM PUFs on Commodity Devices

Jack Miskelly, Queen's university Belfast Maire O'Neill, Queen's University Belfast

SEAL: User Experience-Aware Two-Level Swap for Mobile Devices

Changlong Li, City University of Hong Kong Liang Shi, East China Normal University Yu Liang, City University of Hong Kong Chun Jason Xue, City University of Hong Kong



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	6A:CASES — Embedded Machine Learning: On Device Storage, Training, and Acceleration
Date/Time	September 23, 2020 (Wednesday) / 11:45 – 12:30 hrs
Moderator	Jana Doppa
Description	Machine Learning (ML) algorithms play important roles in emerging embedded systems. This session presents papers highlighting ML algorithms fine-tuned for embedded systems.

Enabling On-Device CNN Training by Self-Supervised Instance Filtering and Error Map Pruning

Yawen Wu, *University of Pittsburgh* Zhepeng Wang, *University of Pittsburgh* Yiyu Shi, *University of Notre dame* Jingtong Hu, *University of Pittsburgh*

DeepPrefetcher: A Deep Learning Framework for Data Prefetching in Flash Storage Devices

Gaddisa Olani Ganfure, Academia Sinica % National Tsing Hua University Chun-Feng Wu, National Taiwan University & Academia Sinica Yuan-Hao Chang, Academia Sinica Wei-Kuan Shih, National Tsing Hua University

- WinDConv: A Fused Datapath CNN Accelerator for Power-efficient Edge Devices
 Gopinath Vasanth Mahale, Samsung R&D Institute Bangalore
 Pramod Udupa, Samsung R&D Institute Bangalore
 Kiran Kolar Chandrasekharan, Samsung R&D Institute Bangalore
 Sehwan Lee, Samsung Advanced Institute of Technology, Suwon, Korea
- UltraTrail: A Configurable Ultralow-Power TC-ResNet AI Accelerator for Efficient Keyword Spotting

Paul Palomero Bernardo, *University of Tuebingen* Christoph Gerum, *University of Tuebingen* Adrian Frischknecht, *University of Tuebingen* Konstantin Lübeck, *University of Tuebingen* Oliver Bringmann, *University of Tuebingen / FZI*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session	6B:CODES+ISSS — Memory and Scheduling
Date/Time	September 23, 2020 (Wednesday) / 11:45 – 12:30 hrs
Moderator	Zili Shao
Description	Memory accesses, memory architectures and scheduling play important roles in the performance of the embedded systems. This session explores the optimization for algorithms, memory architectures, virtual memory, thread migration and task scheduling.

Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based Systems

Yun-Shan Hsieh, National Tsing Hua University and National Taipei University of Technology

Po-Chun Huang, Department of Electronic Engineering, National Taipei University of Technology

Ping-Xiang Chen, National Tsing Hua University

Yuan-Hao Chang, Academia Sinica

Kang Wang, Fert Beijing Institute, BDBC, and Beihang University

Ming-Chang Yang, The Chinese University of Hong Kong

Wei-Kuan Shih, National Tsing Hua University

ReSQM: Accelerating Database Operations Using ReRAM-based Content Addressable Memory

Huize Li, *Huazhong University of Science and Technology* Hai Jin, *Huazhong University of Science and Technology* Long Zheng, *Huazhong University of Science and Technology*

Xiaofei Liao, Huazhong University of Science and Technology

When Storage Response Time Catches Up with Overall Context Switch Overhead, What is Next?

Chun-Feng Wu, National Taiwan University & Academia Sinica

Yuan-Hao Chang, Academia Sinica

Ming-Chang Yang, The Chinese University of Hong Kong

Tei-Wei Kuo, Academia Sinica & National Taiwan University



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Hardware-Level Thread Migration to Reduce On-Chip Data Movement via Reinforcement Learning

Quintin Fettes, *Ohio University*Avinash Karanth, *Ohio University*Razvan Bunescu, *Ohio University*Ahmed Louri, *George Washington University*Kyle Shiflett, *Ohio University*

Runtime Task Scheduling using Imitation Learning for Heterogeneous Many-Core Systems

Anish Krishnakumar, Arizona State University
Samet Egemen Arda, Arizona State University
A. Alper Goksoy, Arizona State University
Sumit K. Mandal, Arizona State University
Umit Ogras, Arizona State University
Anderson Luiz Sartor, Carnegie Mellon University
Radu Marculescu, The University of Texas at Austin

Session	6C:EMSOFT — Modeling and Verification
Date/Time	September 23, 2020 (Wednesday) / 11:45 – 12:30 hrs
Moderator	Ichiro Hasuo, National Institute of Informatics, Japan
Description	Formal methods for synthesis and verification of discrete and continuous systems.

- Specification-Guided Automated Debugging of CPS Models
 Nikhil Kumar Singh, IIT Kanpur
 Indranil Saha, Indian Institute of Technology Kanpur
- Mining Shape Expressions From Positive Examples
 Ezio Bartocci, Vienna University of Technology
 Jyotirmoy Deshmukh, University of Southern California
 Felix Gigler, AIT Austrian Institute of Technology
 Cristinel Mateis, AIT Austrian Institute of Technology
 Dejan Nickovic, AIT Austrian Institute of Technology
 Xin Qin, University of Southern California
- Assume—Guarantee Distributed Synthesis
 Rupak Majumdar; Kaushik Mallik, MPI-SWS
 Anne-Kathrin Schmuck, Max Planck Institute for Software Systems (MPI-SWS)
 Damien Zufferey, Max Planck Institute for Software Systems (MPI-SWS)



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

- Online Signal Monitoring with Bounded Lag
 Konstantinos Mamouras, Rice University
 Zhifu Wang, Rice University
- PAC Model Checking of Black-Box Continuous-Time Dynamical Systems
 Bai Xue, Institute of Software Chinese Academy of Sciences
 Miaomiao Zhang, School of Software Engineering, Tongji University, China
 Arvind Easwaran, School of Computer Science and Engineering, Nanyang Technological
 University, Singapore
 Qin Li, Software Engineering Insitute, East China Normal University, China



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session

7A:CASES — Work-in-Progress

Work-in-Progress: Run-Time Accuracy Reconfigurable Stochastic Computing for Dynamic Reliability and Power Management

Shuyuan Yu, Department of Electrical and Computer Engineering, University of California, Riverside, CA 92521

Han Zhou, Department of Electrical and Computer Engineering, University of California, Riverside, CA 92521

Shaoyi Peng, Department of Electrical and Computer Engineering, University of California, Riverside, CA 92521

Hussam Amrouch, Karlsruhe Institute of Technology, Chair for Embedded Systems (CES), Karlsruhe, Germany

Joerg Henkel, Karlsruhe Institute of Technology, Chair for Embedded Systems (CES), Karlsruhe, Germany

Sheldon X.-D. Tan, Department of Electrical and Computer Engineering, University of California, Riverside, CA 92521

Work-in-Progress: Smart Migration for Reliability Enhancement of 3D TLC NAND Flash Storage Systems

Yazhi Du, Soochow University Suzhou China Jihua Gu, Soochow University Suzhou China Zhongzhe Xiao, Soochow University Suzhou China Min Huang, Soochow University Suzhou China

Work-in-Progress: A Lifelong Health Monitoring Framework in Processors

Xiao Hu, School of Computer National University of Defense Technology Changsha, P. R. of China, 410073

Yaohua Wang, School of Computer National University of Defense Technology Changsha, P. R. of China, 410073

Work-in-Progress: The Shift PUF: Technique for Squaring the Machine Learning Complexity of Arbiter-based PUFs

Yi Tang, New York University, NY Donghang Wu, Peking University, China Yongzhi Cao, Peking University, China Marian Margraf, Freie Universität Berlin, Germany



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE


- Work-in-Progress: Towards Quality-Driven Approximate Software Generation for Accurate Hardware
 - Jorge Castro-Godĺnez, Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany, School of Electronics Engineering, Instituto Tecnológico de Costa Rica (TEC), Costa Rica
 - Muhammad Shafique, Institute of Computer Engineering, Vienna University of Technology (TU Wien), Austria, Division of Engineering, New York University Abu Dhabi, UAE Jörg Henkel, Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany
- Work-in-Progress: Page Reuse in Cyclic Thrashing of GPU Under Oversubscription
 Dojin Park, Sungkyunkwan University Suwon, Republic of Korea
 Hyunjun Kim, Sungkyunkwan University Suwon, Republic of Korea
 Hwansoo Han, Sungkyunkwan University Suwon, Republic of Korea
- Work-in-Progress: Effective Profiling for Data-Intensive GPU Programs
 Hwiwon Kim, College of ICE Sungkyunkwan University Suwon, Korea
 Hyunjun Kim, College of ICE Sungkyunkwan University Suwon, Korea
 Hwansoo Han, College of Computing Sungkyunkwan University Suwon, Korea



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session

7B:CODES+ISSS — Work-in-Progress



Jian Hu, The Sixty-third Research Institute, National University of Defense Technology, NanJing, China

Yongyang Hu, The Sixty-third Research Institute, National University of Defense Technology, NanJing, China

Long Yu, The Sixty-third Research Institute, National University of Defense Technology, NanJing, China

Wentao Wang, College of Computer Science and Technology, National University of Defense Technology, ChangSha, China

Haitao Yang, The Sixty-third Research Institute, National University of Defense Technology, NanJing, China

Yun Kang, The Sixty-third Research Institute, National University of Defense Technology, NanJing, China

Jie Cheng, The Sixty-third Research Institute, National University of Defense Technology, NanJing, China

Work-in-Progress: A New Hardware Trojan Design: Distinguishing Between Trigger Inputs and Functional Inputs Is Difficult

Minghui Ge, dept. Electronic and Information Engineering (EIE) Nanjing University of Aeronautics and Astronautics (NUAA) Nanjing, China

Ying Zhang, dept. Electronic and Information Engineering (EIE) Nanjing University of Aeronautics and Astronautics (NUAA) Nanjing, China

Sen Li, dept. Electronic and Information Engineering (EIE) Nanjing University of Aeronautics and Astronautics (NUAA) Nanjing, China

Jiaqi Yao, dept. Electronic and Information Engineering (EIE) Nanjing University of Aeronautics and Astronautics (NUAA) Nanjing, China

Zhiming Mao, dept. Electronic and Information Engineering (EIE) Nanjing University of Aeronautics and Astronautics (NUAA) Nanjing, China

Xin Chen, dept. Electronic and Information Engineering (EIE) Nanjing University of Aeronautics and Astronautics (NUAA) Nanjing, China



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Work-in-Progress: WiderFrame: An Automatic Customization Framework for Building CNN Accelerators on FPGAs

Lei Gong, School of Computer Science and Technology, University of Science and Technology of China

Chao Wang, School of Computer Science and Technology, University of Science and Technology of China

Xi Li, School of Computer Science and Technology, University of Science and Technology of China

Xuehai Zhou, School of Computer Science and Technology, University of Science and Technology of China

Work-in-Progress: RePAiR: A Strategy for Reducing Peak Temperature while Maximising Accuracy of Approximate Real-Time Computing

Shounak Chakraborty, Department of Computer Science, Norwegian University of Science and Technology (NTNU), Trondheim, Norway

Sangeet Saha, Embedded and Intelligent Systems Laboratory, University of Essex, Colchetser, UK

Magnus Själander, Department of Computer Science, Norwegian University of Science and Technology (NTNU), Trondheim, Norway

Klaus McDonald-Maier, Embedded and Intelligent Systems Laboratory, University of Essex, Colchetser, UK

Work-in-Progress: An Energy-aware Spiking Neural Network Hardware Mapping based on Particle Swarm Optimization and Genetic Algorithm

Junxiu Liu, School of Electronic Engineering, Guangxi Normal University, Guilin, China Xingyue Huang, School of Electronic Engineering, Guangxi Normal University, Guilin, China

Dong Jiang, School of Electronic Engineering, Guangxi Normal University, Guilin, China Yuling Luo, School of Electronic Engineering, Guangxi Normal University, Guilin, China



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

№ Work-in-Progress: GraphPage: RDF Graph in SSD Pages

Guohua Yan, College of Intelligence and Computing, Shenzhen Research Institute of Tianjin University, Tianjin University

Renhai Chen, College of Intelligence and Computing, Shenzhen Research Institute of Tianjin University, Tianjin University

Zhiyong Feng, College of Intelligence and Computing, Shenzhen Research Institute of Tianjin University, Tianjin University

Work-in-Progress: Accelerating Queries of MongoDB by an FPGA-based Storage Engine

Jinyu Zhan, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Junting Wu, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Wei Jiang, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Ying Li, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Jianping Zhu, Tencent Technology Shenzhen Company Ltd, China

Work-in-Progress: Layering the monitoring action for improved flexibility and overhead control

Giacomo Valente, *Università degli Studi delláAquila* Tiziana Fanni, *Università degli Studi di Sassari* Carlo Sau, *Università degli Studi di Cagliari* Francesco Di Battista, *Università degli Studi delláAquila*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Work-in-Progress: Attention-Based Secure Feature Extraction in Near Sensor Processing

Pankaj Bhowmik, Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida

Jubaer Hossain Pantho, Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida

Sujan Kumar Saha, Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida

Christophe Bobda, Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida

Work-in-Progress: Techniques for Design Analysis and Modification Based on ASAP Model

Ke Du, FEMTO-ST Institute, CNRS UMR 6174 Univ. Bourgogne Franche-Comt'e Belfort, France

Stéphane Domas, FEMTO-ST Institute, CNRS UMR 6174 Univ. Bourgogne Franche-Comt'e Belfort, France

Michel Lenczner, FEMTO-ST Institute, CNRS UMR 6174 Univ. Bourgogne Franche-Comt'e Belfort, France

Work-in-Progress: Meta-Chain: User-Aware Cross-Layer Space Allocation Strategy for Blockchain Storage Systems

Jing Liao, College of Computer Science and Software Engineering
Zhengda Li, College of Computer Science and Software Engineering
Yi Wang, College of Computer Science and Software Engineering, The National
Engineering Laboratory for Big Data System Computing Technology, Shenzhen University,
Shenzhen, China

Work-in-Progress: Model Stealing Defense with Hybrid Fuzzy Models

Zicheng Gong, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Wei Jiang, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Jinyu Zhan, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Ziwei Song, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

№ Work-in-Progress: Heatmap-Aware Low-Cost Design to Resist Adversarial Attacks

Zhiyuan He, School of Information and Software Engineering, University of Electronic Science and Technology of China

Wei Jiang, School of Information and Software Engineering, University of Electronic Science and Technology of China

Jinyu Zhan, School of Information and Software Engineering, University of Electronic Science and Technology of China

Xupeng Wang, School of Information and Software Engineering, University of Electronic Science and Technology of China

Xiangyu Wen, School of Information and Software Engineering, University of Electronic Science and Technology of China



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Work-in-Progress: A Fast Design Space Exploration Framework for the Deep Learning Accelerators

Alessio Colucci, Technische Universität Wien, Vienna, Austria
Alberto Marchisio, Technische Universität Wien, Vienna, Austria
Beatrice Bussolino, Politecnico di Torino, Turin, Italy
Maurizio Martina, Politecnico di Torino, Turin, Italy
Guido Masera, Politecnico di Torino, Turin, Italy
Vojtech Mrazek, Faculty of Information Technology, IT4Innovations Centre of Excellence,
Brno University of Technology, Czech Republic
Muhammad Shafique, Technische Universität Wien, Vienna, Austria, Division of
Engineering, New York University Abu Dhabi, UAE

- Work-in-Progress: Enabling Edge-based Self-Navigation in Earthquake-Struck Zones
 Ryan Zelek, San Jose State University
 Vignesh K. Venkateshwar, San Jose State University
 Sai K. Duggineni, San Jose State University
 Renu Dighe, San Jose State University
 Hyeran Jeon, University of California, Merced
- Work-in-Progress: An ESL Methodology for HW/SW Co-Design of Monitorable Embedded Systems: the "Design for Monitorability" Project
 Giacomo Valente, DISIM/DEWS Università degli Studi dell'Aquila, Italy
 Tania Di Mascio, DISIM/DEWS Università degli Studi dell'Aquila, Italy
 Luigi Pomante, DISIM/DEWS Università degli Studi dell'Aquila, Italy
 Vincenzo Stoico, DISIM/DEWS Università degli Studi dell'Aquila, Italy



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Session

7C: EMSOFT — Work-in-Progress

Work-in-Progress: Application of Simulation-Based Methods on Autonomous Vehicle Control with Deep Neural Network

Yuji Date, Frontier Research Center Toyota Motor Corporation 1200 Mishuku, Susono, Shizuoka, Japan

Takeshi Baba, Frontier Research Center Toyota Motor Corporation 1200 Mishuku, Susono, Shizuoka, Japan

Bardh Hoxha, Toyota Research Institute-North America 1555 Woodridge Ave, Ann Arbor, Michigan, U.S

Tomoya Yamaguchi, Toyota Research Institute-North America 1555 Woodridge Ave, Ann Arbor, Michigan, U.S

Danil Prokhorov, Toyota Research Institute-North America 1555 Woodridge Ave, Ann Arbor, Michigan, U.S

Work-in-Progress: OpenMP Device Offloading for Embedded Heterogeneous Platforms

Lukas Sommer, Embedded Systems and Applications Group, TU Darmstadt, Germany Andreas Koch, Embedded Systems and Applications Group, TU Darmstadt, Germany

Work-in-Progress: Integrated Performance Tuning of an HoT Digital Twin Padma Iyenghar, Software Engineering Research Group, University of Osnabrueck, Germany

Sakthivel M. Sundharam, Delphi Technologies, Avenue de Luxembourg, 4940 Bascharage, Luxembourg

Elke Pulvermueller, Software Engineering Research Group, University of Osnabrueck, Germany

Work-in-Progress: Progress-aware dynamic slack exploitation in mixed-critical systems

Angeliki Kritikakou, *Univ Rennes, Inria, CNRS, IRISA, France* Stefanos Skalistis, *Raytheon Technologies Research Center, Ireland*



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Work-in-Progress: Interpretability Derived Backdoor Attacks Detection in Deep Neural Networks

Xiangyu Wen, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Wei Jiang, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Jinyu Zhan, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Xupeng Wang, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Zhiyuan He, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Work-in-Progress: Synchronizing Real-Time Tasks in Time-Aware Networks
Eleftherios Kyriakakis, DTU Compute Technical University of Denmark Kgs. Lyngby,
Denmark

Jens Sparsø, DTU Compute Technical University of Denmark Kgs. Lyngby, Denmark Peter Puschner, Inst. of Computer Engineering TU Wien Vienna, Austria Martin SchoeberDTU Compute Technical University of Denmark Kgs. Lyngby, Denmark

Work-in-Progress: The rclc Executor: Domain-specific deterministic scheduling mechanisms for ROS applications on microcontrollers

Jan Staschulat, Corporate Research Robert Bosch GmbH Renningen, Germany Ingo Lütkebohle, Corporate Research Robert Bosch GmbH Renningen, Germany Ralph Lange, Corporate Research Robert Bosch GmbH Renningen, Germany

Work-in-Progress: An Insight into Fault Propagation in Deep Neural Networks
Ruoxu Sun, School of Information & Software Engineering, University of Electronic Science

Ruoxu Sun, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Jinyu Zhan, School of Information & Software Engineering, University of Electronic Science & Technology of China, China

Wei Jiang, School of Information & Software Engineering, University of Electronic Science & Technology of China, China



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Work-in-Progress: Multiform Logical Time & Space for Specification of Automated Driving Assistance Systems

Qian Liu, Shanghai Key Laboratory of Trustworthy Computing, East China Normal University, Shanghai 200062, China

Robert de Simone, INRIA Sophia Antipolis Méditerranée, Sophia Antipolis Cedex, France Xiaohong Chen, Shanghai Key Laboratory of Trustworthy Computing, East China Normal University, Shanghai 200062, China

Jing Liu, Shanghai Key Laboratory of Trustworthy Computing, East China Normal University, Shanghai 200062, China

Work-in-Progress: A Game Theory Approach to Heterogeneous Resource Management

Lara Premi, Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy

Federico Reghenzani, Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy

Giuseppe Massari, Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy

William Fornaciari, Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy

Work-in-Progress: Distributed Decision-making for Safe and Secure Global Resource Management via Blockchain

Gautam Gala, Technische Universität Kaiserslautern, Germany Gerhard Fohler, Technische Universität Kaiserslautern, Germany



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Work-in-Progress: Towards Highly Specialized, POSIX-compliant Software Stacks with Unikraft

> Sharan Santhanam, NEC Laboratories Europe GmbH Heidelberg, Germany Simon Kuenzer, NEC Laboratories Europe GmbH Heidelberg, Germany Hugo Lefeuvre, NEC Laboratories Europe GmbH Heidelberg, Germany Felipe Huici, NEC Laboratories Europe GmbH Heidelberg, Germany Alexander Jung, Lancaster University NEC Laboratories Europe GmbH Heidelberg, Germany

> Santiago Pagani, Robert Bosch GmbH NEC Laboratories Europe GmbH Heidelberg, Germany

George-Cristian Muraru, University Politehnica of Bucharest Bucharest, Romania Stefano Stabellini, Xilinx, Inc San Jose, USA Justin He, ARM Technology (China) Co., Ltd Shanghai, China

Jonathan Beri, Mountain View, USA

- Work-in-Progress: Safety Analysis of Linear Discrete-time Stochastic Systems Ratan Lal, Kansas State University Pavithra Prabhakar, Kansas State University
- Work-in-Progress: A Machine Learning based Approximate Computing Approach on **Data Flow Graphs**

Ye Wang, School of Computer Science and Technology Harbin Institute of Technology Harbin, China

Jian Dong, School of Computer Science and Technology Harbin Institute of Technology Harbin, China

Yanxin Liu, School of Computer Science and Technology Harbin Institute of Technology Harbin, China

Chunpei Wang, School of Computer Science and Technology Harbin Institute of Technology Harbin, China

Gang Ou, Department of Electrical and Computer Engineering and Institute of Systems Research University of Maryland College Park, USA

Work-in-Progress: Efficient Multi-Class Out-of-Distribution Reasoning for Perception **Based Networks**

> Shreyas Ramakrishna, Vanderbilt University Zahra Rahiminasab, *Nanyang Technological University* Arvind Easwaran, Nanyang Technological University Abhishek Dubey, Vanderbilt University



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Author Index

Α

Abella, Jaume 01031 Adegbija, Tosiron 10043 Aghilinasab, Homa 01173 Ahmad, Hazoor 10127 Ahn, Junick 01092 10086 Ali, Waqar 01173 Amrouch, Hussam 00179 00217 00239 00247 Anagnostopoulos, Iraklis 00247 Ansaloni, Giovanni 00196 Arcaini, Paolo 01215 Arda, Samet Egemen 10131 Arias, Orlando 00212 Arif, Tabasher 10127 AshrafiAmiri, Marzieh 10181 Atienza, David 10148 Audsley, Neil 10110 Awwad, Falah 00198

В

Baba, Takeshi 01219 Babayev, Fakhri 01078 Baek, Sungwoo 10086 Bartocci, Ezio 01077 Battista, Francesco Di 10210 Belkhouja, Taha 00194 Belleville, Nicolas 00206 Benatti, Simone 10148 Benini, Luca 10148 Beri, Jonathan 01239 Bernardo, Paul Palomero 00201 Bhowmik, Pankaj 10212 Bhuiyan, Ashikahmed 01086 Bobda, Christophe 10190 10212 Bogomolov, Sergiy 01200 01211 Bringmann, Oliver 00201 BrÜggen, Georg von der 01041 Bunescu, Razvan 10187 Bussolino, Beatrice 10225 Böhm, Igor 00129

C

Cai, Zhigang 00117 Campbell, Brian 00129

Cao, Jing 10058 Cao, Yongzhi 00261 Carloni, Luca 00196 Castrillon, Jeronimo 00141 Castro-Godínez, Jorge 00263 Cazorla, Francisco J. 01031 Cha, Hojung 01092 01095 10086 Chakrabarty, Krishnendu 00237 Chakraborty, Shounak 10196 Chandrasekharan, Kiran Kolar 00176 Chang, Li-Pin 01038 Chang, Wanli 01116 01121 10110 Chang, Yuan-Hao 00165 01103 10052 10136 Chatterjee, Krishnendu 01106 Chen, Gang 10103 Chen, Jian-Jia 01041 Chen, Kai 10041 Chen, Liwei 10041 10051 Chen, Ming-Syan 10001 Chen, Mingsong 01130 Chen, Ping-Xiang 10052 Chen, Qiulin 01065 Chen, Renhai 10204 Chen, Xiaohong 01233 Chen, Xin 01069 10194 Chen, Yuechen 10039 Cheng, Jian 10021 Cheng, Jie 10193 Cherkasova, Lucy 01154 Cherkasova, Ludmila 10174 Choi, Yonghun 01095 10086 Chongala, S. R. Swamy Saranam 00185 Christen, Jennifer Blain 10161 Colucci, Alessio 10225 Cordeiro, Renato 10043 Couroussé, Damien 00206 Cruz, Eduardo 01078 Cui, Yufei 01090

D

Dasgupta, Sakyasingha 10149 Date, Yuji 01219 Dautta, Manik 10181 Demir, Huseyin Seckin 10161 Deng, Chenchen 10099 Denkinger, Benoît 10148



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Derrien, Steven 00135
Deshmukh, Jyotirmoy 01077
Dighe, Renu 10226
Doan, Nguyen Anh Vu 10068
Domas, Stéphane 10213
Dong, Jian 01242
Doppa, Jana 00194
Du, Ke 10213
Du, Yazhi 00257
Duan, Wenxue 01130
Dubey, Abhishek 01243
Duggineni, Sai Kiran 10226
Dutta, Raj Gautam 01179

Е

Easwaran, Arvind 01202 01243 Ergun, Kazim 10174

F

Fan, Jiameng 01069 Fanni, Tiziana 10210 Felzmann, Isaías Bittencourt 10138 Feng, Xiaobing 00101 Feng, Zhiyong 10204 Ferrandi, Fabrizio 10132 Ferretti, Lorenzo 00196 Fettes, Quintin 10187 Filho, João Fabrício 10138 Fohler, Gerhard 01238 Forets, Marcelo 01211 Fornaciari, William 01086 01234 Fraire, Juan 01078 Franke, Björn 00129 Frehse, Goran 01211 Frischknecht, Adrian 00201 Fränzle, Martin 01200

G

Gajaria, Dhruv 10043
Gala, Gautam 01238
Ganfure, Gaddisa Olani 00165
Gao, Jian 01116
Ge, Minghui 10194
George, Sumitha 00185
Gerstlauer, Andreas 00179

Gerum, Christoph 00201
Gigler, Felix 01077
Giovanni, Elisabetta De 10148
Gnanasambandapillai, Vikkitharan 00242
Goksoy, A. Alper 10131
Gong, Lei 10058 10195
Gong, Zicheng 10220
Govind, Hariram Thirucherai 00185
Gratz, Paul 00103
Grosser, Tobias 00141
Gu, Jihua 00257
Guan, Nan 01065 01089
Guenzel, Mario 01041
Guglielmo, Giuseppe Di 00196
Guo, Zhishan 01086 01089

Η

Hack, Sebastian 10037 Hafiz, Rehan 10127 Han, Hwansoo 00264 00265 Han, Jie 10099 Hanif, Muhammad Abdullah 10127 Hannig, Frank 10037 Hasan, Osman 00198 Hasan, Syed Rafay 00198 Haster, Christopher 01154 Hasuo, Ichiro 01215 He, Justin 01239 He, Shengyu 10103 He, Tao 10103 He, Xiangyu 10021 He, Zhiyuan 01227 10221 Hedaoo, Tushar 01147 Henkel. Joerg 00179 00217 00239 00247 00263 10 068 Herkersdorf, Andreas 10068 Hermanns, Holger 01078 Heydemann, Karine 00206 Ho, Shu-Yin 01103 Hoefler, Torsten 00141 Hoxha, Bardh 01219 Hsieh, Yun-Shan 10052 Hsiu, Pi-Cheng 10001 Hu. Jian 10193 Hu, Jingtong 00226 10149 Hu, Ming 01130 Hu, X. Sharon 10110



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Hu, Yang 01026 Hu, Yaodan 01179 Hu, Yongyang 10193 Huang, Chao 01069 Huang, Jing 01121 Huang, Kai 10103 Huang, Letian 00180 Huang, Min 00257 Huang, Po-Chun 10052 Huang, Xingyue 10200 Huici, Felipe 01239

I

Iyenghar, Padma 01221

J

Jeon, Hyeran 10226
Jeon, Seunghyeok 01092 01095
Ji, Cheng 00256 01090
Jiang, Dong 10200
Jiang, Wei 01227 01231 10207 10220 10221
Jiang, Weiwen 10149
Jiang, Yingtao 00180
Jiang, Yu 01116 01121
Jiang, Zihang 01026
Jiao, Xun 01116 01121
Jin, Hai 10059
Jin, Yier 00212 01179
Jung, Alexander 01239

K

Kandemir, Mahmut 00185
Kang, Chih-Kai 10001
Kang, Jaeyun 01095
Kang, Yao-Wen 01103
Kang, Yun 10193
Karanth, Avinash 10187
Karimian, Nima 10043
Karri, Ramesh 00217
Kattan, Hammam 00247
Keller, Joerg 01070
Kessler, Christoph 01070
Khalid, Faiq 00198
Khan, Asif Ali 00141
Khorrami, Farshad 00217
Kim, Hwiwon 00265

Kim, Hyunjun 00264 00265 Kim, Jiwon 01092 01095 10086 Kim, Younghyun 00172 Koch, Andreas 01220 Kotra, Jagadish 00185 Krishnakumar, Anish 10131 Krishnamurthy, Prashanth 00217 Kristien, Martin 00129 Krithivasan, Sarada 00238 Kritikakou, Angeliki 01222 Kuenzer, Simon 01239 Kukkala, Vipin Kumar 00219 Kumar, Anshul 00143 Kuo, Tei-Wei 00256 01090 01103 10136 Kurdahi, Fadi 10181 Kwon, Jihye 00196 Kyriakakis, Eleftherios 01228

L

Lal, Ratan 01241 Lange, Ralph 01230 Lee, Insup 01147 Lee, Sehwan 00176 Lee, Yongwoo 00172 Lefeuvre, Hugo 01239 Leißa, Roland 10037 Lenczner, Michel 10213 Li, Changlong 01051 Li, Fanrong 10021 Li, Gang 10021 Li, Guangli 00101 Li, Huize 10059 Li, Jinfeng 10041 10051 Li, Jun 00117 Li, Qiao 00256 Li, Oin 01202 Li, Renfa 01121 Li, Sen 10194 Li, Wenchao 01069 Li, Xi 10195 Li, Ying 10207 Li, Yongyue 10051 Li, Zhengda 10218 Liang, Tung-Che 00237 Liang, Yu 01051 Liao, Jianwei 00117



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Liao, Jing 10218 Liao, Xiaofei 10059 Limaye, Ankur 10043 Lin, Chun-Han 10001 Ling, Yehua 10103 Litzinger, Sebastian 01070 Liu, Cong 01026 Liu, Jing 01233 Liu, Junxiu 10200 Liu, Lei 00101 Liu, Leibo 00164 10099 Liu, Qian 01233 Liu, Songran 01065 Liu, Yanxin 01242 Liu, Zhe 01116 Louri, Ahmed 10039 10187 Lu, Chenyang 01143 Luo, Yuling 10200 Lv, Mingsong 01065 Lübeck, Konstantin 00201 Lütkebohle, Ingo 01230

M

Ma, Xiu 00101 Ma, Yehan 01143 Machetti, Simone 10148 Mahale, Gopinath Vasanth 00176 Majumdar, Rupak 01137 Mallik, Kaushik 01137 Mamouras, Konstantinos 01190 Mandal, Sumit K. 10131 Mao, Zhiming 10194 Marchisio, Alberto 10225 Marculescu, Radu 10131 Margraf, Marian 00261 Martina, Maurizio 10225 Marty, Thibaut 00135 Martínez, José F. 00143 Mascio, Tania Di 10227 Masera, Guido 10225 Massari, Giuseppe 01234 Mateis, Cristinel 01077 McDonald-Maier, Klaus 10196 Membarth, Richard 10037 Mendis, Hashan Roshantha 10001 Meng, Dan 10041 Meng, Haitao 10103 Meunier, Quentin 00206 Mewes, Hauke 00141

Mezzetti, Enrico 01031 Miskelly, Jack 01132 Mo, Zitao 10021 Montagna, Fabio 10148 Moolchandani, Diksha 00143 Mrazek, Vojtech 10225 Muraru, George-Cristian 01239 Mutyam, Madhu 00185 Mömke, Tobias 01078

Ν

Narayanan, Vijaykrishnan 00185 Nelissen, Geoffrey 01158 Nickovic, Dejan 01077

O

O'Neill, Maire 01132 Ogras, Umit 10131 Orailoglu, Alex 10139 Ou, Daoli 00164 Ouahma, Inès Ben El 00206 Özkan, M. Akif 10037 Ozen, Elbruz 10139 Ozev, Sule 10161

P

Pagani, Santiago 01239 Pajic, Miroslav 00237 Pan, Runyu 01154 Pantho, Md Jubaer Hossain 10190 10212 Parameswaran, Sri 00242 Park, Dojin 00264 Park, Jaehyun 00172 Parmer, Gabriel 01154 Pasricha, Sudeep 00219 Pavlogiannis, Andreas 01106 Peach, Gregor 01154 Peddersen, Jorgen 00242 Pellizzoni, Rodolfo 01173 Peng, Shaoyi 00239 Pirron, Marcus 01141 Pomante, Luigi 10227 Potomkin, Kostiantyn 01211 Pozzi, Laura 00196 Prabhakar, Pavithra 01241



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Premi, Lara 01234 Prokhorov, Danil 01219 Pulvermueller, Elke 01221 Puschner, Peter 01228 Putra, Rachmad Vidya Wicaksana 00175 Pérard-Gayot, Arsène 10037

Q

Qin, Mian 00103 Qin, Xin 01077 Qu, Gang 01242 Quirós, Miguel Pen 10148

R

Ragel, Roshan 00242
Raghunathan, Anand 00238
Rahiminasab, Zahra 01243
Ramakrishna, shreyas 01243
Rapp, Martin 00179 10068
Reddy, Narasimha 00103
Reghenzani, Federico 01086 01234
Ribot, Yilian 01158
Rokicki, Simon 00135
Rosing, Tajana 10174
Rossi, Davide 10148
Ruchkin, Ivan 01147
Ryu, Junhee 00172

S

Sagi, Mark 10068 Saha, Indranil 01072 Saha, Sangeet 10196 Saha, Sujan Kumar 10212 Salamin, Sami 00179 00247 Sampson, John (Jack) 00185 Santalla, Roberto 01031 Santhanam, Sharan 01239 Sarangi, Smruti R. 00143 Sarkar, Susmit 00129 Sartor, Anderson Luiz 10131 Sau, Carlo 10210 Schaumberger, Nico 01106 Schilling, Christian 01211 Schmid, Ulrich 01106 Schmuck, Anne-Kathrin 01137 Schoeberl, Martin 01228 Sen, Sanchari 00238 Seo, Minjun 10181 Serra, Isabel 01031 Sha, Zhibing 00117 Shafique, Muhammad 00175 00198 00263 10127 10225 Shan, Haoqi 00212 Shi, Gang 10041 10051 Shi, Liang 01051 Shi, Rongxiao 01089 Shi, Yiyu 00226 10149 Shiflett, Kyle 10187 Shih, Wei-Kuan 00165 10052 Simone, Robert de 01233 Singh, Amit Kumar 00180 Singh, Nikhil Kumar 01072 Sinopoli, Bruno 01143 Siracusa, Marco 10132 Själander, Magnus 10196 Skalistis, Stefanos 01222 Slusallek, Philipp 10037 Sokolsky, Oleg 01147 Sommer, Lukas 01220 Song, Ziwei 10220 Sparsø, Jens 01228 Spink, Tom 00129 Stabellini, Stefano 01239 Stanley-Marbell, Phillip 01141 Stark, Ian 00129 Staschulat, Jan 01230 Stock, Gregory 01078 Stoico, Vincenzo 10227 Sullivan, Dean 00212 Sun, Jiaguang 01116 Sun, Jinghao 01089 Sun, Ruoxu 01231 Sundharam, Sakthivel Manikandan 01221 Surabhi, Virinchi Roy 00217

T

Tan, Sheldon 00239
Tang, Shibin 00164
Tang, Xulong 01026
Tang, Yi 00261
Tehranipoor, Fatemeh 10043
Teich, Jürgen 10037



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Thiruloga, Sooryaa Vignesh 00219 Topham, Nigel 00129 Trahay, Francois 00117 Tseng, Peter 10181

U

Udupa, Pramod 00176

V

Valente, Giacomo 10210 10227 Venkateshwar, Vignesh Kumar 10226 Vilardell, Sergi 01031

W

Wang, Chao 10058 10195 Wang, Chunpei 01242 Wang, Haitong 10110 Wang, Jiachen 00180 Wang, Kang 10052 Wang, Kexuan 01089 Wang, Liang 10099 Wang, Wentao 10193 Wang, Xiaohang 00180 10099 Wang, Xuan 10058 Wang, Xueying 00101 Wang, Xupeng 01227 10221 Wang, Yaohua 00260 Wang, Ye 01242 Wang, Yi 10218 Wang, Zhen 01026 Wang, Zhendong 01026 Wang, Zhepeng 00226 Wang, Zhifu 01190 Wanner, Lucas 10138 Wei, Shaojun 00164 10099 Wei, Tongquan 01130 Weimer, James 01147 Wen, Fei 00103 Wen, Xiangyu 01227 10221 Wild, Thomas 10068 Wu, Chao 00256 01090 Wu, Chun-Feng 00165 01103 10136 Wu, Donghang 00261

Wu, Junting 10207

Wu, Yawen 00226 Wu, Yibo 10099 Wu, Zhuoyi 01154

X

Xiao, Hu 00260 Xia, Bican 01200 Xiao, Zhongzhe 00257 Xu, Qizhen 10051 Xu, Yiwen 01116 Xue, Bai 01200 01202 Xue, Chun Jason 01051 Xue, Jason 00256 01090 Xue, Jingling 00101

Y

Yamaguchi, Tomoya 01219
Yan, Guohua 10204
Yang, Haitao 10193
Yang, Lei 10149
Yang, Mei 00180
Yang, Ming-Chang 10052 10136
Yao, Jiaqi 10194
Yin, Shouyi 00164 01026
Yong, Kong-Kiat 01038
Yu, Feng 01179
Yu, Long 10193
Yu, Shuyuan 00239
Yu, Xiaofan 10174
Yuki, Tomofumi 00135
Yun, Heechul 01173

Z

Zargari, Amir Hosein Afandizadeh 10181 Zelek, Ryan 10226 Zeng, Shen 01143 Zervakis, Georgios 00247 Zhan, Jinyu 01227 01231 10207 10220 10221 Zhan, Naijun 01200 Zhang, Miaomiao 01202 Zhang, Min 01130 Zhang, Teng 01179



SEPTEMBER 20-25, 2020 | VIRTUAL CONFERENCE

Zhang, Wei 01065
Zhang, Xianjue 00164
Zhang, Ying 10194
Zhang, Yu 10103
Zhang, Zhenya 01215
Zheng, Long 10059
Zheng, Shixuan 00164
Zhong, Zhanwei 00237
Zhou, Han 00239
Zhou, Xuehai 10058 10195
Zhu, Jianping 10207
Zhu, Qi 01069
Zia, Sara 00198
Zufferey, Damien 01137 01141