MC6801/03 INSTRUCTION SET SUMMARY

The following was extracted from the "MC6801 8-bit Single-Chip Mircocomputer REFERENCE MANUAL (including MC6803 and MC68701)", Motorola literature number MC6801RM(AD2), copyright Motorola Inc., 1983.

A programming model of the MC6801 is shown in Figure 4-1. The MPU includes two 8-bit accumulators, A and B, which can be concatenated to form a double byte accumulator referred to as accumulator D or A:B where accumulator A contains the most significant byte. The MPU also includes a 16-bit Index Register, a 16-bit Stack Pointer, a 6-bit Condition Code Register, and a 16-bit Program Counter. The MC6801 programming model is identical to the model for the MC6800 except that the two accumulators can be concatenated for double byte instructions.




Figure 4.1 MPU Programming Model

6801/03 Instruction Set

Accumulator &		I	Imme	ad		Direc	ct	Π	Inde	×		Exter	nd	T	Inhe		Boolean	7	Con	diti	on ·	Cod	es
Memory Operations	MNE	ОР		#	OP	~	#	OP	_	#	OP	~	#	OP	T~	#		H	_	N	_		C
Add Acmitrs Add B to X Add with Carry	ABA ABX ADCA ADCB	89 C9	2 2	2 2	99 D9	3 3	2 2	A9 E9	4 4	2 2	B9 F9	4 4	3	1B 3A	3	1	A+B→A 00:B+X→X A+M+C→A B+M+C→B	:	•	1	1 1	:	:
Add Double And	ADDA ADDB ADDD ANDA ANDB	8B CB C3 84 C4	2 2 4 2 2	2 2 3 2 2	9B DB D3 94 D4	3 3 5 3 3	2 2 2 2 2	AB EB E3 A4 E4	4 4 6 4	2 2 2 2 2	BB FB F3 B4 F4	4 4 6 4 4	3 3 3 3				A+M→A B+M→A D+M:M+1→D A•M→A B•M→B	1	•	1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 R	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Shift Left, Arithmetic Shift Left Dbl Shift Right, Arithmetic	ASL ASLB ASLD ASR ASRA ASRB							68	6	2	78 77	6	3	48 58 05 47 57	2 2 3 2 2	1 1 1 1	D + 516	•	•	1 1 1 1 1 1 1	1 1 1 1 1	1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Bit Test Compare Acmitrs Clear	BITA BITB CBA CLR CLRA CLRA	85 C5	2 2	2 2	95 D5	3	2 2	A5 E5 6F	4 4 6	2 2 2	85 F5 7F	4 4 6	3 3	11 4F 5F	2 2 2	1 1 1	A•M B•M A - B 00-M 00-A 00-A	•	•	I I R	: : : : : : : :	R R I R	• ÷ R R R
Compare 1's Complement Decimal Adj, A	CMPA CMPB COM COMA COMB DAA	81 C1	2 2	2 2	91 D1	3	2 2	A1 E1 63	4 4 6	2 2 2	B1 F1 73	4 4 6	3 3 3	43 53 19	2 2 2	1 1	A - M B - M M → M A - A B - B Adj binary sum to BCD	•	•	: :	1 1 1 1	: R R R	
Decrement Exclusive OR	DEC DECA DECB EORA EORB	88 C8	2 2	2 2	98 D8	3 3	2 2	6A A8 E8	6 4 4	2 2 2	7A B8 F8	6 4 4	3 3 3	4A 5A	2	1	$M-1 \rightarrow M$ $A-1 \rightarrow A$ $B-1 \rightarrow B$ $A \oplus M \rightarrow A$ $B \oplus M \rightarrow B$	•	• • • • •	1 1 1 1	1 1 1	÷ ÷ R R	•
Increment Load Acmitrs	INC INCA INCB LDAA	86	2	2	96	3	2	6C A6	6	2	7C B6	6	3	4C 5C	2 2	1	M + 1 → M A + 1 → A B + 1 → B M → A	•	• • • •	: :	1 1 1	: : : R	• • • •
Load Double Logical Shift, Left	LDAB LDD LSL LSLA	C6 CC	3	3	D6 DC	3 4	2 2	E6 EC 65	4 5 6	2 2	F6 FC 78	4 5 6	3 3	48	2	1	M→B M:M+1→D	• • •	• •	:	1 1	R R	: :
Shift Right, Logical	LSLB LSLD LSR LSRA LSRB LSRD							64	6	2	74	6	3	58 05 44 54 04	2 2 2 3	1 1 1 1	0 → □□□□□→□	• • • • •	• • • •	I R R R R	: : :	: :	1 1 1 1 1 1
Multiply 2's Complement (Negate) No Operation	MUL NEG NEGA NEGB NOP							60	6	2	70	6	3	3D 40 50 01	10 2 2 2	1 1 1	$A^*B \rightarrow D$ $00 - M \rightarrow M$ $00 - A \rightarrow A$ $00 - B \rightarrow B$ $PC + 1 \rightarrow PC$	•	•	•	• : : : •	•	1 1 1
Inclusive OR Push Data Pull Data	ORAA ORAB PSHA PSHB PULA PULB	8A CA	2	2	9A DA	3	2	AA EA	4	2	BA FA	4 4	3	36 37 32 33	3 4 4	1 1 1 1	A + M → A B + M → B A → Stack B → Stack Stack → A Stack → B	• • • • •	• • • • • •			R R	•
Rotate Left Rotate Right	ROL ROLA ROLB ROR RORA RORB							69 66	6	2	79 76	6	3	49 59 46 56	2 2 2 2	1 1 1		• • • • • •	• • • • •	1 1 1 1 1 1 1 1	: : : :	1	I I I I
Subtract Acmitr Subtract with Carry Store Acmitrs	SBA SBCA SBCB STAA STAB STD	82 C2	2 2	2 2	92 D2 97 D7 DD	3 3 3 4	2 2 2 2 2 2	A2 E2 A7 E7 ED	4 4 4 4 5	2 2 2 2 2	B2 F2 B7 F7 FD	4 4 4 4 5	3 3 3 3	10	2	1	A - B - A A - M - C - A B - M - C - B A - M B - M D - M:M + 1	•	•	: :	1 1 1 1 1 1	$\overline{}$	1 1
Subtract Double Transfer Acmitr	SUBA SUBB SUBD TAB	80 C0 83	2 2 4	2 2 3	90 D0 93	3 3 5	2 2 2	A0 E0 A3	4 4 6	2 2 2	B0 F0 B3	4 4 6	3 3 3	16	2		A - M → A B - M → B D - M:M + 1 → D A → B	:	:	1 1	:::::::::::::::::::::::::::::::::::::::	: : :	:
Test, Zero or Minus	TBA TST TSTA TSTB							6D	6	2	7D	6	3	17 4D 5D	2 2 2	1 1 1	A→B B→A M−00 A−00 B−00			1 1 1	1	R R R	• R R R

Jump and Branch	T	R	elativ	е	1	Direc	t		Index	ι	E	xtend	t	In	herer	ıt	D T	С	Condition Co			ode	s
Operations	MNE	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Branch Test	Н	1	N	Z	٧	С
Branch Always	BRA	20	3	2													None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2													C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2		l											C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2													Z = 1	•	٠	•	•	•	•
Branch If≥ Zero	BGE	2C	3	2													N • V = 0	•	٠	•	•	•	•
Branch If > Zero	BGT	2E	3	2			ľ										$Z + (N \oplus V) = 0$	•	•	•	•	•	•
Branch If Higher	вні	22	3	2									1				C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3	2			l										$Z + (N \oplus V) = 1$	•	•	•	•	•	•
Branch If Lower or Same	BLS	23	3	2													C+Z=1	•	٠	•	•	•	•
Branch If < Zero	BLT	2D	3	2									•				N • V = 1	•	•	•	•	•	•
Branch If Minus	ВМІ	2B	3	2													N = 1	•	•	•	•	•	•.
Branch If Not Equal Zero	BNE	26	3	2					İ								Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2												·	V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2		i										1	V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2									1				N = 0	•	•	•	•	•	•
Branch Never	BRN	21	3	2													None	•	•	•	•	•	•
Branch If Higher or Same	BHS	24	3	2													C=0	•	•	•	•	•	•
Branch If Lower	BLO	25	3	2				İ			1						C = 1	•	•	•	•	•	•
Branch to Subroutine	BSR	8D	6	2	ļ			ļ										•	•	•	•	•	•
Jump	JMP							6E	3	2	7E	3	3					•	٠	•	•	•	•
Jump to Subroutine	JSR	İ			9D	5	2	AD	6	2	BD	6	3					•	•	•	•	•	•
No Operation	NOP													01	2	1		•	•	•	•	•	•
Return from Interrupt	RTI				İ									3B	10	1		1	1	1	1	t	1
Return from Subroutine	RTS				İ				l					39	5	1	!	•	•	•	•	•	•
Software Interrupt	SWI							Ì						3F	12	1	1	•	S	•	•	•	•
Wait for Interrupt	WAI					l	l	l						3E	9	1		•	•	•	•	•	•

Index Register	MNE	I	mme	р	1	Direc	t		index	(extend	t	Ir	here	nt	Boolean	C	one	ditio	n C	code	35
Operations	MINE	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Expression	Н	Τ	N	Z	٧	C
Compare Index Register	CPX	8C	4	3	9C	5	2	AC	6	2	ВС	6	3				X – M:M + 1	•	٠	1	:	1	t
Decrement Index Register	DEX					ĺ								09	3	1	$X-1 \rightarrow X$	•	•	•	1	•	•
Increment Index Register	INX													08	3	1	$X+1 \rightarrow X$	•	•	•	ı	•	•
Load Index Register	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				M:M+1→X	•	•	1	1	R	•
Store Index Register	STX				DF	4	2	EF	5	2	FF	5	3				X → M:M + 1	•	•	t	1	R	•
Add B to Index Register	ABX													3A	3	1	00:B + X → X	•	٠	•	•	•	•
Push Index Register	PSHX					Ì								3C	4	1	X → Stack	•	•	•	•	•	•
Pull Index Register	PULX						Ì	1			!			38	-5	1	Stack → X	•	•	•	•	•	•
Transfer X to SP	TXS													35	3	1	X-1→SP	•	•	•	•	•	•
Transfer SP to X	TSX													30	3	1	SP + 1 → X	•	•	•	•	•	

Stack Pointer	MNE	l	mmed	t		Direc	t		Index	(E	xten	d	Ir	here	nt	Boolean	С	one	ditio	n C	code) \$
Operations	MINE	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Op	~	#	Expression	Н	I	N	Z	٧	С
Decrement Stack Pointer	DES							1						34	3	1	SP-1→SP	•	•	•	•	•	•
Increment Stack Pointer	INS	1		ļ.							ŀ		ł	31	3	1	SP+1→SP	•	•	•	•	•	•
Load Stack Pointer	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				M:M+1→SP	•	•	:	1	R	•
Store Stack Pointer	STS				9F	4	2	AF	5	2	BF	5	3				SP → M:M + 1	٠	•	1	1	R	•
Transfer X to SP	TXS													35	3	1	X - 1 → SP	•	•	•	•	•	•
Transfer SP to X	TSX										ļ			30	3	1	SP+1→X	•	•	•	•	•	•

Condition Code	MNE	lr	here	nt	Boolean	Condition Codes								
Register Operations	MINE	Op	~	#	Operation	Н	ı	N	Z	٧	С			
Clear Carry	CLC	0C	2	1	0→ C	•	•	•	•	•	R			
Clear Interrupt Mask	CLI	0E	2	1	0→1	•	R	•	•	•	•			
Clear Overflow	CLV	0A	2	1	0 → ∨	•	•	•	•	R	•			
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S			
Set Interrupt Mask	SE	0F	2	1	1 → 1	•	S	•	•	•	•			
Set Overflow	SEV	ОВ	2	1	1 → ∨	•	•	٠	•	S	•			
Accumulator A → CCR	TAP	06	2	1	A→CCR	:	1	:	1	1	t			
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	•	•	•	٠			

LEGEND:

OP Operation Code (Hexadecimal)

Number of MPU Cycles

Number of Program Bytes

Arithmetic Plus +

Arithmetic Minus

Boolean AND

Boolean Inclusive OR

⊕

Boolean Exclusive OR М Memory Contents

Accumulator A В Accumulator B Transfer Into

Half Carry From Bit 3 1 Interrupt Mask

z Zero (Byte) ٧

С

Overflow (2's Complement)

Carry From Bit 7 Reset (Clear) Always S

Set Always Affects the Particular CCR Bit

1 Not Affected

CCR Condition Code Register

Concatenate

A:B