

# **APPLICATION NOTE 918**

# Pulse and Waveform Generation with Step Recovery Diodes

#### I. INTRODUCTION

Since its commercial introduction by HP, the Step Recovery Diode (SRD) has found many useful applications. One major area of applications is in pulse shaping and waveform generation, which is the subject of this note. The others are in harmonic frequency multiplication and frequency comb generation, both of which are discussed in HP Application Notes 928, 983, 984 and 989.

In all applications, the SRD is used as a charge controlled switch. For example, when charge is inserted into the diode, by forward bias, the diode appears as a low impedance. When this charge is being removed, the diode continues as a low impedance until all the charge is removed, at which point it rapidly switches from a low impedance to a high impedance. This ability of the SRD to store charge and to change impedance levels very rapidly can be exploited for generating extremely fast rise time pulses and for general waveform shaping.

This note describes how the SRD can be used in a variety of pulse shaping and waveform generating circuits.

# II. PROPERTIES OF THE STEP RECOVERY DIODE

The Step Recovery Diode (SRD) is a two-terminal P-I-N junction whose static (DC) characteristics are similar to the usual p-n junction diode, but whose dynamic (switching) characteristics are quite different.

The SRD dynamic characteristics are extremely important to switching circuit applications. To be useful, a switching type SRD is precisely controlled during manufacturing.

#### Ideal Dynamic Characteristics

The most distinguishing feature of the SRD is the very abrupt dependence of its junction impedance upon its internal charge storage (Ref. 1). This storage of charge occurs as a result of the non-zero recombination time of minority carriers that have been injected across the junction under forward bias conditions.

The charge stored under forward bias can be obtained from the charge continuity equation (1)

$$i(t) = \frac{dQ}{dt} + \frac{Q}{\tau} \text{ for } (Q > 0)$$

where

i = total instantaneous diode current

Q = charge stored at junction

 $\tau$  = minority carrier lifetime of diode

For a constant charging current, the stored charge is:

$$Q_F = I_F \tau (1 - e^{-t_F/\tau})$$
 (2)

where

QF = stored charge from forward current

IF = forward charging current

t<sub>F</sub> = length of time forward current l<sub>F</sub> is applied

If tr is long compared to  $\tau$ , then

$$Q_F \simeq I_F T$$
 (2a)

(3)

If a constant reverse current is now used to withdraw this stored charge, the time required to do so is:

$$\frac{t_S}{r} = \ln \left[ 1 + \frac{i_F (1 - e^{-t_F/r})}{i_B} \right]$$

where

 $t_S$  = time required to remove the charge stored by  $t_F$   $t_R$  = reverse current

As before, if tr is long compared to  $\tau$ 

$$\frac{t_{S}}{\tau} \simeq \ln \left[ 1 + \frac{I_{F}}{I_{R}} \right]$$
 (3a)

These relationships are shown graphically in Figure 1.

These simple relationships are fundamental to the understanding of charge flow in an SRD and, although somewhat idealized, are nevertheless very useful in design and analysis of most SRD circuits.

Quite often in many SRD circuits  $I_F/I_R < < 1$ . In these cases, a further simplification of Equation (3) is possible, i.e.,

$$\frac{t_S}{\tau} \simeq \frac{l_F}{l_B}$$
 (3b)

The amount of error incurred by this approximation is shown in Figure 2.




Figure 1. Waveforms for Equation (3)




Figure 2. Error for Approximation of  $\frac{ds}{r} = \frac{ds}{ds}$ 

If a forward biased SRD is suddenly reverse-current biased, it will first appear as a very low impedance (generally less than 1 ohm) until the stored charge is depleted. Then the impedance will suddenly increase to its normal high reverse impedance, thereby stopping the flow of reverse current. This impedance transition generally takes less than a nanosecond. This property of the SRD can be used for generating extremely fast rise time pulses and for sharpening slow rise time pulses. This is illustrated in the circuit of Figure 3.

In this circuit, the battery supplies a constant forward current IF which stores charge in the SRD. The pulse generator supplies a positive going voltage step which reverses the diode current, as shown in Figure 3b.

Due to charge storage during forward conduction, the diode




Figure 3. SRD Test Circuit and Waveforms

impedance remains low, short circuiting the source for a time designated t<sub>S</sub>. This time, called storage time, is measured between the 50% points of the reverse current waveform, or, equivalently, between the 50% points of the output waveforms obtained with and without the diode in the circuit. The storage phase ends when the stored charge is depleted and the diode suddenly becomes an open circuit causing the output of the generator to be applied to the load. The fall time of diode reverse current, t<sub>r</sub>, which also equals the rise time of the voltage on the load, is called the Transition Rise Time. This time is a function of: diode design, circuit constraints, and diode operating conditions.

Figure 3 illustrates one of the most basic circuit roles the diode can take — that of a pulse sharpener. The output rise time  $t_{\text{r}}$  in Figure 2 is clearly faster than the input rise time and is delayed by the time  $t_{\text{s}}.$  For a given pulse amplitude and source resistance,  $t_{\text{s}}$  can be adjusted, by varying IF, to be many times greater than  $t_{\text{r}}.$  Therefore, the output rise time of this circuit can be many times smaller than the rise time of the drive waveform. In practice, a 10 ns pulse rise time can be easily sharpened to 300 ps with a one diode circuit, and to 100 or 50 ps with two and three diode circuits. The detailed design of these circuits is given in Section III.

# **Actual Dynamic Characteristics**

The output waveform shown in Figure 3c is one that would be obtained with an ideal SRD. When a real SRD is used, the presence of diode and package parasitics and the dependence of diode dynamic characteristics on both the circuit and the operating conditions result in a waveform more like that shown in Figure 4b.




Figure 4. Waveform Across SRD in Test Circuit

To determine what gives rise to the various parasitic effects evident in this waveform, we must consider the equivalent circuit of a packaged SRD. This is shown in Figure 5.


The first parasitic effect is the voltage drop of the diode under the forward bias:

$$V_{F} = \phi + I_{F} R_{S} \tag{4}$$

This voltage,  $\phi$ , is typically 0.7 - 0.8 volts. This steady-state voltage will not appear in the output of the circuit in Figure 3 because of capacitive coupling to the load.

The second effect is the voltage spike  $V_L$ . This is the result of the rapid change of current through the package inductance and is given as

$$V_{L(max)} = L_{P} \left[ \frac{di_{d}}{dt} \right]_{max}$$
 (5)



 $C_P$  = PACKAGE CAPACITANCE  $L_P$  = PACKAGE INDUCTANCE  $R_S$  = DYNAMIC SERIES RESISTANCE  $C_j$  = REVERSE BIAS (DEPLETED) JUNCTION CAPACITANCE  $C_j$  = CONTACT POTENTIAL 0.7 VOLT

Figure 5. SRD Equivalent Circuits

For a typical Lp of 4 nH and a reverse current of 400 mA occurring in 10 ns

$$V_L = 4 \text{ nH} \times \frac{0.4 \text{A}}{10 \text{ ns}} = 0.16 \text{ volt}$$
 (5a)

For faster current fall times, i.e., when sharpening a 1 ns rise time, this voltage will be 1.6 V and may not be negligible. In this case, a diode package with a smaller Lp should be used. Because of this, diodes with fast transition rise time specifications are generally packaged in low inductance packages. Available packages are shown in Figure 6.




Figure 6. SRD Diode Packages




Figure 7. Block Diagram of Dynamic Test Setup

The third parasitic effect is the voltage plateau Vp. This is caused by the reverse current component flowing through the dynamic series resistance Rs of the diode during the storage phase, and is give by

$$V_P = (I_F + I_R) R_S$$
 (6)

For the circuit conditions used in the previous example, the plateau voltage Vp is:

$$V_P = 410 \text{ mA} \times 0.4 \Omega = 0.16 \text{ volt}$$

and is generally negligible.

The transition rise time  $(t_f)$  is dependent on diode design, circuit constraints, and the level of stored charge. The transition rise time is composed of two components, as follows:

$$t_r = \sqrt{t_f^2 + t_R c^2} \tag{7}$$

where

 $t_{\mbox{\scriptsize $t$}} = \mbox{Intrinsic diode transition time} \\ \mbox{and} \\$ 

tRC = Circuit (RC controlled) rise time

The diode intrinsic transition time (t<sub>t</sub>) is dependent on the level of stored charge and diode design. The circuit controlled rise time (t<sub>RC</sub>) is dependent on the diode reverse biased capacitance and the equivalent circuit resistance in parallel with it. For a 10%-90% specification of rise time.

$$t_{RC} = 2.2 \text{ Req CVR}$$
 (8)

and for a 20%-80% specification

$$t_{RC} = 1.4 \text{ Reg CVR}$$
 (9)

where Req is the equivalent resistance consisting of the parallel combination of the source and load resistances. The total transition rise time is then

$$t_r = \sqrt{t_t^2 + (2.2 \text{ Req CVR})^2 (10\%-90\%)}$$
 (10)

and

$$t_r = \sqrt{t_1^2 + (1.4 \text{ Reg CyB})^2 (20\%-80\%)}$$
 (11)

Typical SRD (20%-80%) rise times, as measured in a 50  $\Omega$  system (i.e., Req = 25  $\Omega$ ), are generally between 300 ps and 60 ps, depending on the diode type and the stored charge level.

The last parasitic effect that can be observed is the overshoot and ringing waveform. This is due to a damped resonance of the diode and package capacitance with the package and stray circuit inductance which is excited by the high frequency components of the rapidly changing diode current. This effect can be minimized by reducing stray circuit reactances, by choosing a diode with a smaller package inductance, and by some special circuit techniques which will be discussed later.

#### **Specification and Measurement of SRD Parameters**

Adequate dynamic testing of diodes with transition times on the order of 50 ps requires the use of extremely fast sampling oscilloscopes and extremely sanitary test fixtures which are absolutely free of spurious or parasitic responses. In general, all the normal precautions usually associated with wideband microwave measurements must be exercised. A block diagram of a typical test setup is shown in Figure 7, and an example of a suitable diode test fixture is shown in Figure 8.




Figure 8. SRD Dynamic Characteristics Test Fixture

The test fixture consists of a 50  $\Omega$  "microstrip" transmission line. The test diode is inserted in shunt across the line. This permits the attachment of a 50  $\Omega$  pulse generator and a 50  $\Omega$  sampling scope across the diode simultaneously. As long as the load and source are matched, the additional lengths of lines result in a delay of the entire waveform without a change in its shape. To assure low reflections on the line, special wideband microstrip transitions are used from the coaxial connectors of the test instruments to the microstrip line. All the other components used in the test setup, such as attenuators, blocking capacitors, and bias networks, must also be broadband matched to the line.

Microstrip is used for the fixture because it provides the lowest inductance connection for any package to a transmission line. It also lends itself well to rapid insertion and withdrawal of the diodes. The ground plane connection of the diode is made via an expandable collet which assures a good, reflection-free, electrical connection and an excellent thermal path. The top of the microstrip line is fitted with a cover of the same material as the line to assure equal wave velocities both above and below the line to prevent dispersion of the wave fronts.

a. Transition Time ( $t_r$ ): This parameter is defined as the time between the 20% and 80% amplitude points of the over-all step amplitude. Because the measurement is made in a test circuit that presents a resistance to the diode, the actual transition time of the diode, if needed, must be calculated from Equation (11) as:

$$t_t = \sqrt{t_r^2 - (1.4 \text{ Reg CyR})^2}$$
 (12)

For the HP test fixture, Req =  $25 \Omega$ . The correction is particularly important for diodes with extremely fast transition times or large capacitance values. The corrections are also necessary when comparing measurements made on different test jigs which may present a different resistance to the diode.

b. Static Characteristics: In addition to the dynamic characteristics, certain static characteristics of the SRD are also specified to assure repeatability of performance or to provide values for circuit design. The most usual static characteristics and the methods of measurement, at 25°C, are summarized below.

 $V_{BR}$  (reverse breakdown voltage) — This is measured under a fixed applied reverse current of 10  $\mu$ A.  $V_{BR}$  has importance in two ways. First, it must be greater than the peak applied voltage to avoid unwanted amplitude limiting and diode damage. Second, this voltage is related to internal geometry, and hence to transition time of the diode.

C<sub>VR</sub> (reverse bias capacitance) — This is the total capacitance of the diode and includes both the package capacitance C<sub>P</sub>, and the junction capacitance C<sub>j</sub>. The measurement is made at 1 MHz under small signal conditions and with the diode reverse biased, usually at -10 volts. The capacitance of an SRD is quite constant for reverse bias greater than 1/10 of V<sub>BR</sub>. The choice of a standard voltage of -10 volts is therefore suitable for most SRD's.

Rs (series resistance) — This is the effective ac (slope) resistance of the diode when it is biased well into forward conduction. The measurement is made with a vector impedance meter.

# III. DESIGN OF SRD PULSE CIRCUITS

#### **Pulse Sharpening Circuits**

The basic funciton of a pulse sharpening circuit is to convert a slow rise time or fall time input pulse into a faster rise time or fall time output pulse. A variety of SRD circuits can be configured to perform such a function, depending on the detailed requirements. One of the simplest circuits of this type is the resistive source and load SRD test circuit that was discussed in Section II.

Besides being simple, this circuit also lends itself well to illustrating the fundamental design principles which are used in essentially the same form in more complicated circuits.

a. Basic Design Procedure: The design usually starts with a knowledge of the input waveform, the desired output waveform, and the source and load resistances. Let us assume the following design specifications:

#### Input Waveform

- 1. Pulse Width: 50 ns (50% 50%)
- 2. Rise Time: 10 ns (10% 90%)
- 3. Fall Time: 10 ns (10% 90%)
- 4. Repetition Rate: 10 kHz
- Peak Open Circuit Voltage: 20.5 volts
   Peak Loaded Output Voltage (into 50 Ω load): ≈ 10 volts
   (exact value to be determined by the design and the required output voltage)
- 6. Source Resistance: 50  $\Omega$

#### **Desired Output Waveform**

- 1. Rise Time: < 300 ps (10% 90%)
- 2. Load Resistance: 50 Ω
- 3. Peak Load Voltage: 10 volts

Based on the analysis in Section II, we assume that a simple SRD sharpener circuit, as shown in Figure 9, will suffice and that the expected waveforms in this circuit will be as shown in Figure 9b, c, and d.

First, the proper diode must be chosen. Since clipping of the output amplitude is not desired, the breakdown voltage of the diode must be:

$$V_{BR} > E_{O(MAX)} = 10 \text{ volts}$$

This value is well within the limits of any of the available diodes.


Because the transition time of the diode is dependent on stored charge, we next determine the minimum stored charge that is required. The storage time t<sub>S</sub> should be equal to or slightly greater than 1/2 the input rise time. We take

$$t_S = \frac{1}{2} t_{r1}$$


If  $t_s$  is < 1/2  $t_{r1}$ , then the diode will transition prior to completion of the input rise time and only a portion of the rise time will be sharpened. If it is much greater than 1/2  $t_{r1}$ , then there will be a greater delay (which may not be desirable) and the output rise time will be slower since the transition time of the diode increases with stored charge.

The amount of peak reverse current switched by the diode must equal the current step applied to  $R_{\text{S}}$  and  $R_{\text{L}}$  by the output voltage step


$$I_{R} = \frac{E_{O \text{ (peak)}}}{\text{Req}} = \frac{E_{O \text{ (peak)}}}{\left[\frac{R_{S}R_{L}}{R_{g} + R_{L}}\right]} = \frac{10 \text{ V}}{25 \Omega} = 400 \text{ mA}$$



a. Circuit



# b. Output Waveform Without Diode



d. Output Voltage Waveform

Figure 9. Rise Time Sharpening Circuit and Estimated Waveforms

We assume here that the IFRs drop in the forward biases diode will be negligible. By making  $t_{\rm S}$  equal to 1/2  $t_{\rm fl}$ , the reverse current waveform through the diode is essentially triangular as shown in Figure 10.

The stored charge that is removed by the reverse current is the area under the curve. For this case:

$$Q_S = \frac{t_{r1} I_R}{2} = \frac{10 ns \times 400}{2} = 2000 pC$$




Figure 10. Waveform for Minimum Storage Time

Any SRD which is to sharpen the given waveform must store at least 2000 pC.

From the design specifications, we know that the rise time must be < 300 ps. The diode transition time is related to the circuit rise time by Equation 10.

$$t_r = \sqrt{t_t^2 + (2.2 \text{ Req CVR})^2}$$

Generally minimum  $t_{\Gamma}$  occurs when  $t_{t}=2.2$  Req Cv<sub>R</sub>. Assuming that the circuit blocking capacitors C are large, then the equivalent resistance Req shunting the diode capacitance Cv<sub>R</sub> during transition is:

$$Req = \frac{R_L \times R_g}{R_L + R_q} = \frac{50 \times 50}{100} = 25 \text{ ohms}$$

Since this resistance is the same value as is used in testing the diode, then the required diode can be simply selected from the catalog specifications. For  $t_r = 300$  ps,  $t_t = 55$  Cv<sub>R</sub> = 210 ps, Cv<sub>R</sub> = 3.6 pF. The 5082-0180 diode is a good choice for these specs.

Having selected the diode, we now have to determine the forward bias current, the required input pulse amplitude, and the effect of the series resistance and package inductance on the output pulse shape.

The forward current is obtained from

$$l_F = \frac{Q}{\tau} = \frac{2000 \text{ ps}}{150 \text{ ns}} = 13 \text{ mA}$$

The required input current step amplitude is:

$$I_{SC} = I_F + I_R = 410 \text{ mA}$$

The required generator open circuit voltage is:

$$E_{g(oc)} = I_{sc} \times R_g = (410 \text{ mA}) (50 \Omega) = 20.5 \text{ volts}$$

The inductive spike at the start of the output pulse is due to the package inductance. For the 0180 diode, the package inductance is  $\approx$  4 nH. Assuming the source has a linear rise time between the 10% — 90% points, then:

$$V_L = L_P \frac{di_d}{dt} = 4 \text{ nH } \frac{330 \text{ mA}}{10 \text{ ns}} = 0.132 \text{ volt}$$

The plateau voltage  $V_p$  following the inductive spike is due to the series resistance Rs of the diode. For the 0180, Rs is about 0.4  $\Omega$ , therefore

$$V_p = I_R R_S = 410 \text{ mA} \times 0.4 \Omega \approx 160 \text{ mV}$$

Since the diode package inductance is 4 nH, it is worth while checking if the leading edge will exhibit an overshoot and ringing. The peak overshoot voltage can be estimated as shown in Section III 5b. For the 0180 diode,  $L_p \simeq 4$  nH, CvR  $\simeq 4$  pF, therefore the damping factor is

$$\zeta = \frac{Z_0}{4} \sqrt{\frac{Cj}{L_P}} = \frac{50}{4} \sqrt{\frac{4 \times 10^{-12}}{4 \times 10^{-9}}} \simeq 0.4$$

From Figure 49, the peak overshoot will be < 20%, or  $\approx 2$  volts.

To complete the design, we must finally investigate the stability of the leading edge (pulse jitter) and the repetition rate limit of the circuit.

Pulse jitter will occur if ts is not constant. Since

$$t_S \simeq \tau I_F/I_R \simeq \tau \frac{I_F R_g}{E_g}$$

jitter can occur due to variation in  $\tau$ , and amplitude changes in both the bias supply and the input pulse. For short term variations,  $\tau$  can be considered constant. Any ripple or noise in the bias supply and the input pulse will produce a proportional change in ts. For a 1% peak-peak amplitude change in either, the leading edge jitter will be (0.01) (5 ns) = 50 ps.

Maximum repeition rate will be limited due to the time required to build up the stored charge in the diode after each pulse. The charge buildup in the diode is given by

$$Q_F = I_{FT} (1 - e^{-t_F/\tau})$$

For a 5% variation in Q<sub>F</sub> and a nominal lifetime of 200 ns, the minimum charging time will be:

$$t_F = \tau \ln (1/0.05) = 200 \times 3 = 600 \text{ ns}$$

With a 50 ns pulse, the maximum repetition rate will be 1.54 MHz.

The coupling capacitors "C" used in the circuit will generally impose a more severe limit on the maximum repetition rate.

This calculation is straightforward and will not be covered here in detail. Qualitatively, there will be some sag in the output pulse, and some charge buildup on the capacitors. This charge will help "spike" the diode forward current at the trailing edge of the input pulse, adding some extra charge; however it will take some time to reach its equilibrium value, around (5) (R<sub>L</sub>) (C).

This essentially completes the design and analysis of a simple pulse sharpening circuit. Additional circuits that eliminate some of the problems encountered above, or which perform more complicated pulse sharpening functions, are discussed below.

**b. Direct Coupled Pulse Sharpener:** The circuit shown in Figure 11 eliminates the capacitor recovery problems encountered in the circuit of Figure 9, by not having any.




Figure 11. Direct Coupled Pulse Sharpener




Figure 12. Diode Coupled Pulse Sharpener

The penalty paid, however, is the need of a large bias current and slightly worse temperature stability. The required bias current is

$$I_F' = I_F + \frac{\phi}{25} = 10 \text{ mA} + 28 \text{ mA} = 38 \text{ mA}$$

The temperature coefficient of  $t_S$  is already positive since  $\tau$  increases with temperature at  $\approx 1/2\%$ °C. The diode forward voltage  $\phi$  decreases with temperature. This results in an increase in I<sub>F</sub> and an addition to the positive temperature coefficient of  $t_S$ , which may be objectionable.

**c. Diode Coupled Pulse Sharpener.** Another modification to the circuit of Figure 9 is the replacement of capacitors with silicon switching diodes, as shown in Figure 12.

Here CR<sub>1</sub> is a high conductance diode which prevents loss of a significant part of the bias current I<sub>F</sub> into the source, due to its forward V-I characteristic, but allows the much higher signal pulse to pass almost unattenuated. CR<sub>3</sub> is back-biased by the forward voltage of CR<sub>2</sub>, and becomes forward-biased by the pulse, allowing it to get through.

Use of silicon diodes in this way is possible in many of the circuits described in this note, and allows deletion of capacitors, which take up space, add inductance, and limit maximum repetition rate.

A useful diode in this application is the HP 5082-1002 (800 mA at 1.4 V forward, 3 pF capacitance) or the HP 5082-1001 (500 mA at 1.4 V forward, 1.5 pF capacitance). These are fast silicon P-N junction switching diodes. If faster recovery times are required for extreme applications, a Schottky diode such as the HP 5082-2811 can be used; however, due to the lower forward drop of a Schottky (≈ 0.4 V), two in series will be needed for CR<sub>1</sub>.

d. Inductive-Drive Pulse Sharpener. The presence of circuit and diode parasitic reactances in the circuit of Figure 9 will generally result in some overshoot and ringing on the leading edge of the output pulse, as was shown in Figure 4.

The exact shape of the overshoot waveform depends in a complicated way on the values of the parasitic elements and their distribution which take the general form shown in Figure 13.

If the source is not truly resistive, but is a combination of R, L, and C, as is often the case, a small circuit modification can help greatly. This involves replacing the generator impedance by a pure inductance, as in Figure 14.




Figure 13. Typical Distribution of Parasitic Elements




Figure 14. Inductive Drive Pulse Sharpener Circuit

Neglecting saturation voltage drop in the transistor and forward drop in the high conductance diode, operation is as follows:

The transistor is driven into saturation by a drive transformer. When driven by a constant base current, a transistor is capable of sustaining a collector current linearly increasing with time. (See Figure 16 for a quick summary of transistor pulsed current behavior.)

If  $di/dt = E_{bb}/L$  is less than the current-time slope the transistor can sustain, the transistor will quickly saturate, and the current will be determined by

$$i_L = \frac{1}{L} \int E_{bb} dt$$

as shown.

When  $i_L = E_{bb}$  R<sub>L</sub>, the SRD should snap, and the current  $i_L$  switches from the SRD to R<sub>L</sub> with a completely flat top. If the SRD snaps late,  $i_L > E_{bb}/R_L$ , causing an output overshoot as shown dotted in Figure 15. The time at which it snaps is controlled by I<sub>F</sub>, which sets the stored charge, so this must be properly adjusted to eliminate any L-R transient if a flat top is desired on the output step. This circuit works well mainly because a saturated transistor is inductive, therefore, an additional inductor of several hundred nanohenries is easily added and the combination acts like a "good" inductor.






Figure 15. Inductive Drive Pulse Sharpener Waveforms



a. Circuit Under Consideration b. Frequency Characteristics



c. Time Characteristics For Step ib




Figure 16. Simplified Transistor Behavior for Step-Excitation in the Active Region

Aside from the difficulty of constructing a purely resistive source, there is a basic 2:1 charge level advantage of the inductive drive circuit over the equal-resistance resistive circuit. For example, for a 10-volt output, the peak reverse current for the inductive drive is 200 mA as compared to 400 mA for the resistive drive.

Assuming equivalent current rise time drive amplifiers (so storage times are equal), the diode stored charge is half for the inductive circuit. The resistive and inductive feedthrough is also half due to lower diode currents.

e. Multiple Stage Pulse Sharpeners: It is possible that a single optimized shunt SRD step sharpener stage will not produce a fast enough rise time output for the given input pulse rise time. The basic cause for a dependence of output rise time on input rise time is the slope of the  $t_r$  vs. Q curves. As indicated previously, other things being held equal, an increase in input rise time requires a greater storage time ( $t_s$ )




Figure 17. Cascaded SRD Step Sharpeners




Figure 18. Coupling Methods for Multiple Diode Pulse Sharpeners

and a greater stored charge (Q), causing an increase in output rise time. If this is excessive, multiple stage sharpening can be used. In a properly designed multiple stage sharpener, the fast reverse current fall in one diode is transferred into a reverse current rise of the next diode, resulting in a much lower stored charge, hence a lower optimized  $t_r$ , in the next diode. With two stages, a 10 ns rise time, 0.4 ampere pulse can be sharpened to less than 100 ps rise time. With three stages, less than 50 ps is possible.

The design of the multiple stage sharpeners is done stage by stage, starting at the output end, and using the procedure outlined previously. In addition, some consideration must be given to interstage coupling.

Since CR<sub>1</sub> is a high capacitance large-area device, it can not be directly shunted across CR<sub>2</sub>, a low capacitance device, without slowing the transition of CR<sub>2</sub> excessively.

Some coupling methods that have been found useful are shown in Figure 18.

# **Pulse Shaping Circuits**

The basic function of an SRD pulse shaping circuit is to sharpen both the rise and fall time of an input pulse. There exists a large number of such circuits consisting of series diodes, shunt diodes, and their combinations. Two of the most important circuits of this class are described below. Since the methods of analysis for these circuits are similar for the basic pulse sharpener circuits covered previously, only their unusual design features will be discussed.

a. Shunt-Series Pulse Shaper. The basic circuit and its waveforms are shown in Figure 19. In this circuit, CR<sub>1</sub> acts as a simple shunt sharpener. Initially, CR<sub>2</sub> as biased by I<sub>F2</sub>,




Figure 19. Basic Shunt-Series Circuit

remains a short circuit, and the fast rise of CR<sub>1</sub> becomes the leading edge of the output pulse. During the duration of the output pulse, CR<sub>2</sub> is supplying load current as a reverse current, depleting its stored charge. When CR<sub>2</sub> is depleted of charge and open circuits, the load becomes disconnected from the source and a fast fall time of load current occurs. IF1 essentially controls output pulse delay, and IF2 controls output pulse width, with the restriction that the input pulse width must be greater than the output width plus the delay.

#### Example:

 $E_{g(max)} = 20$  volts open circuit, 10 volts into R<sub>L</sub> Input pulse width > 20 ns

 $R_0 = R_L = 50 \Omega$ 

 $CR_1$ ,  $CR_2 = HP 5082-0180 SRD's$ 

Input  $t_r = t_f = 10 \text{ ns}$ 

Output pulse width = 10 ns

Find: IF1, IF2, and output rise and fall time.

Referring to Figure 19, it can be seen that the conditions surrounding CR<sub>1</sub> are similar to those of Figure 9. Borrowing the results of that example,

$$I_{F1} = 10 \text{ mA}$$
  
Output  $t_r = 250 \text{ ps}$ 

Next, a reverse current of 200 mA is applied to CR<sub>2</sub> by the start of the output pulse. The storage time of CR<sub>2</sub> becomes the output pulse width, which is required to be 10 ns. Substituting in Equation (3a)

$$\frac{10 \text{ ns}}{(200 \text{ ns})} = \text{In} \left[ 1 + \frac{\text{I}_{\text{F2}}}{200 \text{ mA}} \right]$$

solving,

$$I_{F2} = 200 \text{ mA} \left[ -1 + e^{10/200} \right] = 10.3 \text{ mA}$$

(This assumes that  $\tau = 200$  ns = constant, for convenience.) Since  $Q_2 \simeq (200 \text{ mA})$  (10 ns) = 2000 pc, then  $t_{t_2} = 180 \text{ ps}$ .

In calculating the R-C component of pulse fall time, note that the impedance facing  $CR_2$  is 100 ohms, not the 25 ohms facing  $CR_1$ . So

R-C fall time = 
$$(2.2)(100)(4 \text{ pF}) = 880 \text{ ps}$$

$$t_{\rm f} \text{ total} = \sqrt{(880)^2 + (180)^2} = 910 \text{ ps}$$

This is rather slow, and could be improved by choosing a lower capacitance diode for CR<sub>2</sub>, such as the HP 5082-0112 if desired.

b. Shunt-Shunt Pulse Shaper. In Figure 20,  $CR_1$  acts as a conventional shunt sharpener,  $CR_2$  is back-biased in the absence of an input pulse. When the input pulse is present, it is first shorted out by  $CR_1$ , then sharpened by the transition of  $CR_1$  forming the leading edge of the output pulse. The operation of  $CR_2$  depends on the output voltage being large enough to exceed  $E_C$ , thus passing forward current through  $CR_2$  during the output pulse, storing charge in  $CR_2$  while  $CR_2$  acts as an output clipping diode. When the input voltage  $E_G$  goes to zero, the output will continue, due to reverse current through  $CR_2$  supplied by battery  $E_C$ . The length of time it continues is the storage time of  $CR_2$  which is determined by forward current, reverse current, and lifetime of  $CR_2$  according to Equation 3. This circuit has advantages over that of Figure 19 when the pulse width becomes very wide or




Figure 20. Shunt-Shunt Pulse Shaper

when irregularities in the flat top of the pulse must be flattened out. It has disadvantages in that a possible undamped resonant loop exists around CR1, CR2, and the dc source. The loop inductance will form a ringing transient with the capacitance of the back-biased diode following any fast transition, which will be evident unless the loop inductance is reduced below 1 nH. One useful technique for achieving a low value of inductance involves using low-inductance ceramic-packaged diodes and metallized ceramic capacitor wafers as illustrated in Figure 21. To achieve this configuration, at least one post of the standard ceramic package (Outline 31) must be machined off.




Figure 21. Low Inductance Technique for Circuit of Figure 20

#### 3. Waveform Generating Circuits.

In addition to the basic pulse sharpening and shaping circits, a variety of other useful and extremely fast waveform generating circuits are possible using SRD's. The following are examples of a few important ones:

a. Basic Charge-Trading Pair Circuit A very basic and useful waveform shaping circuit is the charge-trading pair circuit shown in Figure 22.




Figure 22. Basic Charge-Trading Pair Circuit

If CR<sub>1</sub> and CR<sub>2</sub> are SRD's of identical lifetime, and if ig remains positive for a long time, the charge in CR<sub>1</sub> would be  $\tau$ IF, and the charge in CR<sub>2</sub> would be zero. If ig were negative for a long time, CR<sub>2</sub> would have a charge  $\tau$ IF and CR<sub>1</sub> would have zero charge. If e<sub>0</sub> were zero, CR<sub>1</sub> and CR<sub>2</sub> would share IF and each would have a stored charge of  $\tau$ (IF/2). In every case, for any steady value of ig, the total stored charge in CR<sub>1</sub> and CR<sub>2</sub> together must remain at  $\tau$ IF. If ig is time-varying, for example a sinewave, the total stored charge (Q1 + Q2) remains at  $\tau$ IF, and merely flows from CR<sub>1</sub> to CR<sub>2</sub> and back with each cycle of operation. When the area under each half-cycle of the source current waveform exceeds  $\tau$ IF, the charge will be completely transferred every cycle, even if the input period is much smaller than  $\tau$ . This results in the waveforms shown in Figure 23.

This circuit will operate with alternating input pulses that are widely separated in time or with very high frequency periodic waveforms. One of its most useful functions is in the generation of bi-directional impulses that have very fast rise times and precisely controlled time spacing. These circuits are described in greater detail below.

b. Bi-Directional Impulse Generator: The bi-directional impulse generator circuit will convert a sinusoidal high frequency signal into a train of positive and negative impulses with very fast rise times and precisely controlled 180° spacing. This circuit can be used as a set and reset clock in high speed logic. Because the circuit operates from a sinusoidal input, the required fast rise time clock waveform can be generated where it is required in the system, thereby avoiding waveform degradation and interference problems that would normally arise in distributing a high speed clock around a system.

# **Circuit Description**

A typical circuit, consisting of two charge-trading SRD stages is shown in Figure 24. A single stage can also be used if extremely fast output rise times are not required.




Figure 23. Waveforms for Circuit of Figure 22




Figure 24. Bi-directional Impulse Generator




Figure 25. Waveforms for Figure 24

For clarity, the basic operation of the circuit as described below assumes ideal diodes and no parasitic effects. Important second order effects are covered later.

At time t=0, the sinewave input voltage e is just going positive. At this point  $i_1=0$ ,  $v_1=0$ , and  $i_2$  is negative and still decaying from the previous cycle. Due to stored charge in CR<sub>2</sub>,  $v_1$  remains zero, although  $i_3$  is not zero. Since

$$v_1 = 0$$
,  $i_1 = \frac{1}{L_1} \int edt$ ,

starting at  $i_1 = 0$  and e = 0. This gives the current waveform shown from t = 0 to  $t = t_1$ . During this time, the current  $i_3 = (i_1 - i_2)$  is a forward current for CR<sub>1</sub> and a reverse current for CR<sub>2</sub>. All the charge that was in CR<sub>2</sub> at t = 0 is being transferred by  $i_3$  from CR<sub>2</sub> into CR<sub>1</sub>. At  $t = t_1$ , the charge in CR<sub>2</sub> reaches zero and CR<sub>2</sub> suddenly becomes a 5 pF capacitor instead of a short circuit. By this time  $i_2$  has decayed practically to zero from the last cycle of operation, so  $i_1 = i_3$ .

All the stored charge in the second stage is in CR4, so  $v_2$  can't go positive. The input voltage can be considered to be zero during the time interval  $t_1 - t_2$ , since the transient amplitude of  $v_1$  is large compared to the input at this instant.

The equivalent circuit shunting  $CR_2$  at this time is shown in Figure 26.




Figure 26. Equivalent Circuit of First Stage

The transient waveform that occurs due to CR<sub>2</sub> opening takes i<sub>1</sub> to zero with a half cycle ( $\pi$ /2 to  $3\pi$ /2) sinewave shape, and transfers i<sub>1</sub> (t<sub>1</sub>) to L<sub>2</sub> at t<sub>2</sub> so that i<sub>2</sub> (t<sub>2</sub>)  $\simeq$  i<sub>1</sub> (t<sub>1</sub>). Meanwhile, v<sub>1</sub> goes from zero to

$$i_1 (t_1) \frac{\sqrt{L'}}{C}$$

and back to zero in half cycle (zero to  $\pi$ ) sinewave pulse, where

$$L' = \frac{L_1 L_2}{L_1 + L_2}$$

Since  $i_1=0$ , therefore  $i_3$   $(t_2)=i_2$   $(t_2)$  and is negative. This turns on CR<sub>2</sub> (zero stored charge) and passes reverse current through CR<sub>1</sub> (full stored charge) so  $v_1$  remains zero for a while.

The equivalent circuit, as seen by the second stage, is shown in Figure 27.




Figure 27. Equivalent Circuit of Second Stage

Since CR4 has full stored charge at  $t=t_2$ , this polarity of  $i_2$  causes no change in  $v_2$  for a while. At time  $t_3$ , when CR4 runs out of stored charge, a transient at  $v_2$  occurs. Since

$$R_L < \frac{1}{2} \sqrt{\frac{L_s}{C_3}} \,,$$

this transient is overdamped and v<sub>2</sub> has the fast rise and exponential drop shown in the last waveform.

Since i<sub>2</sub> is a component of i<sub>3</sub>, the exponential drop in i<sub>2</sub> affects i<sub>3</sub>. This effect on i<sub>3</sub> was considered earlier in the analysis of the first stage.

The description above covers the positive half-cycles of operation. The negative half-cycles are identical, but with all the signs of voltages and currents reversed, and the roles of the upper and lower diodes reversed.

From the waveforms shown, it is seen that the width of the voltage pulse v<sub>1</sub>, and hence the rise time of the current i<sub>2</sub>, is considerably quicker than the slow sinewave buildup time of i<sub>1</sub> in L<sub>1</sub>, due to the action of CR<sub>1</sub> and CR<sub>2</sub>. The pulse width of v<sub>1</sub> and the current rise time is one-half period of the resonant frequency of C1 and L'. Since C1 is rather large (as it must be in a diode designed for large storage), this time cannot be made arbitrarily small. The second stage diode reverse current waveform has the same speed as the rise time of i2, which allows CR3 and CR4 to operate at a much lower stored charge level. CR3 and CR4 can then be fast diodes of low capacitance, giving a very small output rise time. In this example, the output circuit has been purposely overdamped. This eliminates energy carryover from one output cycle to the next, thereby simplifying the description considerably. This is not, however, a necessary condition for operation.

The above analysis assumes equal lifetimes for the two diodes in each stage. It can be shown that this is not an essential condition for proper circuit operation.

This circuit is capable of operating over **a broad frequency range** in a swept mode, if the following requirements are met. First the short circuit current of the driving source (with  $CR_1$  and  $CR_2$  shorted) must be constant vs. frequency. Second, the first-stage recombination current  $I_A$  must be modulated proportional to the period of the waveform, since the stored charge required is proportional to area under the current curve for switching at the peak of the waveforms at all frequencies. The second stage current  $I_B$  is determined by the pulse width  $V_1$ , which is constant, and its height, which should be constant, so  $I_B$  need not be modulated.

#### **Effects of Parasitic Elements**

In the above discussion, it was implicitly assumed that all four diodes were "ideal". They have zero series resistance and zero internal transition time. The zero series resistance assumption permits the voltage v<sub>1</sub> to be zero between pulses. If some resistance (R) is present in CR<sub>1</sub> and CR<sub>2</sub>, a voltage Ri<sub>3</sub> is superimposed on voltage v<sub>1</sub>. This voltage is of such a polarity that it starts transferring charge prematurely in the second stage; that is, this "feedthrough" voltage is in the same polarity that the next spike in v<sub>1</sub> will be. This affects the current waveform of i<sub>4</sub> in the last stage diodes, as shown in Figure 28.




Figure 28. Current Waveform in Last Stage Diodes

Although the current plateau caused by the "feedthrough" is small in amplitude, it exists over a relatively long period of time, and its time integral (charge) can be significant. This represents additional charge that must be stored in the final stage diodes to give a transition at the right time, and can easily double the actual charge required over the design value which may be calculated assuming no final stage current until the first stage switches. The additional charge causes slow switching of the final stage by increasing the transition time.

A very simple and effective method exists for eliminating this problem, at least for the case where only one polarity of output step is needed. The solution is to dc bias the last stage such that the uncharged diode is back biased during the storage time of the first stage.

This bias can be put in location A, B, or C as shown in Figure 29.




Figure 29. DC Bias Methods

Consider the case where it is at B only. Voltage waveform v<sub>1</sub> will be offset (+) by E<sub>1</sub> volts, as shown in Figure 30. During the time between t<sub>3</sub> — t<sub>4</sub> while v<sub>1</sub> is sagging in a negative direction, it is biased positively by E<sub>1</sub>, so that the resultant never goes (-) negative before the first stage switches. This results in CR<sub>4</sub> being back biased slightly, and no current i<sub>4</sub> flows until the first stage switches, at t<sub>2</sub>. On the positive half-cycle however, v<sub>1</sub> goes positive as soon as CR<sub>1</sub> conducts, clearing the charge out of CR<sub>4</sub> (second stage) before CR<sub>2</sub> in the first stage switches off. This causes a much smaller amplitude switching from CR<sub>4</sub> in the positive direction than from CR<sub>3</sub> in the negative direction.

The results are similar if the bias is introduced at point A or point C. The bias must be bigger than the peak iR drop in CR<sub>1</sub> and CR<sub>2</sub> so as to keep CR<sub>4</sub> cut off until CR<sub>1</sub> switches.

There is a disadvantage to using an excessive bias, however. During the storage time of CR<sub>3</sub> (see Figure 36), while the voltage drop across the first stage is practically zero (between to and to), all the energy for the output pulse is stored in L<sub>2</sub>. This energy is being dissipated in the bias battery, because the bias is essentially right across the inductor during this time, and the inductor's current is dropping at a rate

$$\frac{di}{dt} = \frac{E_1}{L_2}$$




Figure 30. Waveforms for Figure 29

This causes little trouble if the storage time of the last stage is short, as it should be. But if the input drive amplitude to this whole circuit drops, the peak amplitude of i4 will drop. IB is constant, and therefore the stored charge in the last stage is constant. With a drop in drive current amplitude, but a fixed stored charge, the storage delay of the last stage increases, giving the inductor more time to dissipate its energy in the bias supply. This results in an output amplitude loss considerably greater than the amount of drive reduction. This can be minimized by using only as much bias as necessary. A good test for proper bias is to check the value of IB necessary to give proper operation. If an increase in E1 considerably reduces IB required, then E1 wasn't enough, and charge was being wasted. Another test involves oberving the output waveform on an oscilloscope and gradually increasing  $l_B$  from zero. With  $l_B = 0$ , the spikes of  $v_1$  will be present at the output. As IB is increased, the leading edge of these spikes should immediately start becoming faster, until at optimum IB the whole leading edge will be fast. If considerable IB is necessary to delay the second stage switching to the point where it occurs after the first stage, E1 is not enough, and significant last stage charge is being wasted.

#### **Condensed Preliminary Design Procedure**

The specifications for the circuit should include:

Desired Peak Current: I<sub>Op</sub>
Desired Peak Voltage: V<sub>Op</sub>
Desired Load Impedance: R<sub>L</sub>
Desired Output Rise Time: t<sub>r</sub>
Desired Pulse Shape and Damping Factor
Characteristics of available current waveform from

driving source.

The design starts with the output stage and the selection of the output diode. The equivalent circuit, as seen by the output diode, is shown in Figure 31.




Figure 31. Output Stage Equivalent Circuit

Only the overdamped case will be considered. The capacitance of the output diode should be approximately:

$$\frac{t_r}{4.4 \text{ RL}} < C < \frac{t_r}{3.1 \text{ RL}}$$

This balances the two components of  $t_{\rm r}$  about equally between the diode transition time and the R<sub>L</sub>C-limited rise time. The diode transition time should be between

$$\frac{t_r}{2} - \frac{t_r}{1.4}$$

The diode breakdown voltage should be slightly greater than  $V_{OP}$ . A diode with very large  $V_{BR}$  will generally be slower in transition. Other parameters of the diode, such as Rs,  $\tau$ , and

Lp, will generally be commensurate with the specified transiton rise time, and should only be specified if absolutely necessary. If a diode with the required transition time is not available, a slower diode can be used and the R<sub>L</sub>C-limited rise time can be decreased by a factor of about 1.5 by the addition of the proper amount of stray inductance between the diode and the load. This can be determined by experiment.

Next, L<sub>2</sub> can be chosen to give the desired damping factor in the L-C-R<sub>L</sub> circuit and the output waveform from:

$$\zeta = \frac{R_L}{4} \sqrt{\frac{C}{L_2}}$$

The available drive current waveform must be evaluated as to the change required to achieve diode switching at the desired point on the waveform. If this is not above the maximum charge at which the output stage can still give the desired output rise time one stage will suffice. Otherwise, a first stage using larger area devices must be used. The first stage diode capacitance must be small enough so that the current rise time

$$t_r = \pi \sqrt{\frac{L_2C}{2}}$$
 where  $L_2 = L_1$ 

is fast enough to insure low charge storage operation of the last stage.

The inductors need not be made equal, but a current loss will occur in the first stage if  $L_2 > L_1$ , and a gain will occur if  $L_1 > L_2$ . The drive source must develop the required current waveform in the first inductor, as well as supply a dc path across its own terminals.

This procedure will result in a rough design that will get the circuit operating. Refinements are probably best made on the basis of measurements on this trial circuit.

c. Square Wave Generator: Another shunt SRD circuit using an inductive drive and two SRD's in shunt with the output load, is shown in Figure 32.




Figure 32. Square Wave Converter

This circuit converts a sinusoidial input into a square wave output with very fast rise times, as shown in Figure 33. The duty factor of the output can be readily adjusted by varying the bias. The conversion efficiency is on the order of 90%—50%, depending on the input frequency and the rise time required. The circuit is capable of operating at frequencies from 10 to over 500 MHz. This circuit is highly suitable as a high frequency timing clock in logic circuits, as a driver for high speed sampling gates, or as a high speed square wave test generator.

Proper operation of this circuit will occur if:

$$E_1 >> V_1, V_2$$

$$\frac{E_1}{\omega L_1} > (2) \left[ \frac{V_1 \text{ or } V_2}{R_L} \right]$$

and

$$\frac{2\pi}{\omega} << \tau$$

The capacitors C<sub>1</sub>, C<sub>2</sub>, and C<sub>3</sub> are very large bypass capacitors for applied dc voltage V<sub>1</sub>, V<sub>2</sub>, and V<sub>3</sub>. CR<sub>1</sub> and CR<sub>2</sub> are SRD's of long lifetime compared to the period of the sinusoidal excitation. L<sub>1</sub> is a large inductor whose impedance is many times R<sub>0</sub> at the operating frequency. L<sub>2</sub> is a very large inductor and is used to introduce the bias voltage V<sub>3</sub> on the junction A. V<sub>1</sub> > V<sub>3</sub> > V<sub>2</sub> always remains true. R<sub>0</sub> determines the output impedance of this circuit and would typically be in the range of 50-100  $\Omega$ .

To simplify the analysis of the circuit, CR<sub>1</sub> and CR<sub>2</sub> are assumed to have zero voltage drop during forward conduction and charge storage. They are also assumed to have infinite lifetime, so that all the charge stored by forward current must be displaced by reverse current before a diode switches "open" in each cycle. If X<sub>L1</sub> and E<sub>1</sub> are both very large, the current i<sub>1</sub> flowing into point A is close to sinusoidal. Assume the output is open-circuited. Obviously, the large instantaneous current i<sub>1</sub> must flow either through CR<sub>1</sub> or CR<sub>2</sub> at every instant. Therefore, the instantaneous voltage at A must be either V<sub>1</sub> or V<sub>2</sub> at all times. The average voltage at A must however be V<sub>3</sub> due to L<sub>2</sub>. The only possible waveform to satisfy these requirements is a pulse waveform at A which switches between V<sub>1</sub> and V<sub>2</sub>, and whose duty factor is such that its average value is at a voltage V<sub>3</sub>.

The waveforms can be easily drawn for the case where  $V_1 = -V_2$ ,  $V_3 = 0$ . This requires a square wave of positive peak +  $V_1$ , negative peak -  $V_1$ , and zero dc component. The only question remaining is the phasing of the output square wave compared to the input current i<sub>1</sub>. This is fixed by the fact that neither diode can pass any dc current due to total recovery of stored charge, and the known fact that they must switch every cycle. It can be seen that the waveforms of Figure 33 are the only possible solution satisfying all the above as well as the conditions that  $i_{CR1} + i_{CR2} = i_1$ , and that the net area under each diode current curve is zero for each input cycle.

It can be seen that the zero crossings of the output square wave lag the input current by 90°. This is expected since ideally the step recovery diodes are non-linear capacitors.




Figure 33. Waveforms for Figure 29

By reasoning similar to the above, several additional circuit characteristics can be deduced as follows:

- The only effect of finite but large lifetime is to require more forward area under the current curve than reverse area. This merely reduces the 90° phase lag. The action for extremely long input periods (low frequency) remains to be investigated, but it appears that the circuit should work for lifetimes that are about equal to the input period.
- Resistive output loading only shifts the phase, as long as a sufficient overdrive current i<sub>1</sub> is used. The peak value of i<sub>1</sub> should not fall below about twice the peak output current.
- 3. Varying V<sub>3</sub> changes the duty factor of the output without changing the positive and negative voltage excursion. Rise time changes with change of duty cycle occur. In general, rise time depends on the degree of current overdrive due to the inherent clipping action of the circuit. It also depends on the rep rate due to the variation of conduction time and stored charge in the diodes.
- Changing V<sub>-1</sub> or V<sub>2</sub> alters the positive or negative excursion, respectively. However, the dc component at A will remain equal to V<sub>3</sub>.
- Impedance to ground at A is always approximately zero.
   Therefore R<sub>O</sub> determines the output impedance.
- This action is independent of frequency as long as it is of sufficient amplitude.

The input impedance from the drive side is highly reactive due to inductor L<sub>1</sub>, which is necessary from a switching standpoint. This means that a large input current swing and voltage swing both exist. The phase angle is close to 90°, differing from 90° only enough to account for small losses

plus the square wave output power. The component of input reactance due to the inductor L<sub>1</sub> can be tuned out by a series capacitor, C, as shown in Figure 34. This allows the source to see only the resistive component of the impedance. Input impedances for this configuration are usually close to 50  $\Omega$ .




Figure 34. Input Matching

This circuit is very intolerant of lead inductances, particularly around the loop including CR<sub>1</sub>, CR<sub>2</sub>, and the bias sources. Figure 35 illustrates a technique for minimizing these effects using ceramic packaged diodes and metallized ceramic plate capacitors. For this mounting method, the posts on the standard diode packages (Outline 31) have to be machined off.

Areas A, B, and C are metallized areas on a high dielectric ( $\epsilon_r$  = 10,000) ceramic plate which are electrically separated by narrow scratches. The entire back side is metallized. This is sunk flush with the surface of a metal ground plate. A microstrip transmission line board, with full copper ground plane, is butted against the diodes which sit on areas A and B, such that the board ground plane contacts area C, and the metal plate.




Figure 35. Layout of Square Wave Circuit

Bias is applied to areas A and B, and the inductor  $L_1$  is connected to the strap connecting the two diodes. The output is taken from the stripline.

The effective series inductance for diodes mounted this way is ≈ 400 pH per diode. The approximate peak-peak transient ring, stated as a percentage of the output pulse peak amplitude, is estimated to be:

t <sub>r</sub> (ps)	P-P ring
100	50%
300	16%
600	8%

This estimate neglect the effects of ring damping and other effects that can reduce ring, therefore these figures are pessimistic possibly by 2:1.

**d. Unidirectional Impulse Generator:** Another useful waveform generator circuit is the Impulse Generator shown in Figure 36. This circuit will convert a sinusoidal input into a train of narrow unidirectional impulses, as shown in Figure 37. The repetition rate of the impulses will be at precisely the




Figure 36. Impulse Generator Circuit




Figure 37. Impulse Shunt Generator Typical Current and Voltage Waveforms

frequency of the input. The pulse width can be made extremely narrow, i.e., < 150 ps. The pulse repetition rate can be as low as 10 MHz. This circuit is useful as a source of narrow, low duty factor video pulses for high speed clock and timing applications. Since the frequency spectrum of a repetitive impulse is a reasonably flat "comb" of discrete frequencies, this circuit is also useful for generating reference frequencies for system testing and for frequency synthesis application. At sufficiently low repetition rates, the circuit can also be useful as a high power wide band noise source. With suitable output structures, this circuit can also be used to generate damped sinusoidal waveforms and as a harmonic frequency multiplier. The operation of the circuit is as follows:

The diode CR<sub>1</sub> is an SRD whose lifetime  $\tau$  is long compared to the input period of the sinewave, i.e.  $(\tau > 10/f_{\text{in}})$ .

The bias battery, E<sub>B</sub>, when combined with the average diode forward voltage V<sub>F</sub>, becomes E<sub>B</sub>' in the equivalent circuit. Rs is negligibly small, and the peak voltage of E<sub>g</sub> is considerably greater than E<sub>B</sub>'. During the positive half cycle of the input waveform, the diode is turned on (switch S closed in the equivalent circuit) and charge is stored in it by the positive current. On the negative half cycle, the generator reverses the current through the diode and this charge is removed. The bias voltage is adjusted to make the peak reverse current through the diode a maximum when the last of the stored charge is removed. At this time, the diode stops conducting (S opens) and appears as a capacitor. The resulting rapid cessation of current creates a transient waveform involving L, Cv<sub>R</sub>, and R<sub>L</sub>. If R<sub>L</sub> >  $\sqrt{\ UCv_R}$ , the transient takes the form of a damped high frequency sinewave of frequency

$$f_0 \simeq \frac{1}{2\pi\sqrt{LC_{VR}}}$$

The first half-cycle of this transient forms the output inpulse; then the diode becomes forward biased and switch "S" closes again for another cycle. Several observations can be made based on this simple model:

- 1. The output impulses occur once per input period.
- 2. The impulse width is  $\pi\sqrt{LC_{VR}}$
- Since the average value of the output voltage over a cycle must be zero, the impulse height can be related to EB' as

$$V_{P} = \frac{E_{B}T_{\pi}}{2t_{O}}$$

4. Since the battery E<sub>B</sub> is absorbing energy, it can be replaced by a simple parallel R-C bias network, which then lets diode recombination current bias the circuit.

This circuit can be easily converted into the following circuits.

#### **Damped-Waveform Generator**

If a lightly loaded transmission line of 1/4 wavelength at the frequency  $\frac{1}{2\pi\sqrt{\text{LCy}_{\text{R}}}}$  is connected across the output of the given its charge in Figure 38, a demonstration waveform

circuit, as shown in Figure 38, a damped ringing waveform will be produced due to successive reflections on the line.




Figure 38. Damped Waveform Generator

#### Frequency Multiplier

If the output of the line is then coupled to a resonant circuit or cavity at the output frequency, an efficient frequency multiplier is the result.

#### 4. Miscellaneous Pulse and Digital Circuits

The SRD and the various basic SRD circuits described previously can be used as building blocks, with some modification, to achieve a large variety of digital and analog functions. Some of these are described in this section.

a. Variable Pulse Delay Generator. If a constant-amplitude pulse is applied to a shunt SRD circuit as in Figure 9, the leading edge will be delayed by the storage time of the SRD and sharpened by the fast transition of the diode. In the usual application, IF remains constant and the rise time sharpening action of the circuit is taken advantage of. If in addition, IF is made variable with time, the result will be modulation of the delay time to the start of the output pulse. Delays from a few picoseconds to over 100 nanoseconds are possible. If the input pulse has stable amplitude, the time jitter associated with this type of operation will be very small, typically less than a few picoseconds for a delay of 10 ns.


The delay modulation bandwidth (to the 3 dB point) of such a circuit is limited by the diode lifetime  $\tau$  to:

$$f_1 = \frac{1}{2\pi\tau}$$

For delays of 10 ns and less this circuit has great advantages over the conventional voltage ramp circuit shown in Figure 39. These are listed below.

1. In a typical voltage-ramp delay circuit there is always a finite inductance in series with the ramp capacitor. When very small capacitors are used for short delays, a resonance or ringing effect exists, causing the ramp to have a considerable ripple. If the peak slope of this ripple exceeds the ramp slope, the ramp will not be monotonic, and delay jumps are possible. If the ripple is smaller than this critical value, the delay vs. bias relation will be lumpy.

In an SRD charge ramp circuit, the SRD is so low in impedance that no resonance is possible during the ramp. A series resistor can be used to damp any possible ringing without affecting the constant current reverse pulse source. Any remaining ripple in reverse current is integrated out further by the absolute charge sensitivity of the SRD (it snaps at zero charge, independent of inductive lead voltage drops).



a. Conventional Variable Delay Generator




Figure 39. Comparison Between Conventional and SRD Type Variable Pulse Delay Circuits

2. A voltage-ramp delay circuit requires some type of voltage sensitive pick-off element, which can have noise or ripple causing a jitter in the pick-off time. To minimize jitter, ramps have to be quite steep. This requires use of small capacitors (which make the resonances worse) and bigger voltage swings (which cause non-linearities in delay vs. pick-off voltage).

An SRD charge-ramp delay circuit automatically provides a very sharp (< 1 ns) rise time output as the charge reaches zero, with no additional time jitter from pick-off circuits.

- Due to elimination of pick-off circuitry and absence of the need for high impedance ramp current sources, the circuitry of an SRD charge ramp delay function is much simpler than for an R-C ramp plus pick-off circuit.
- The delay ratio of a single SRD variable delay circuit, from minimum to maximum is much greater than any single R-C delay circuit, unless switching is used.

The SRD charge ramp delay circuit has one disadvantage—the temperature affects the delay. For very constant delays, either the temperature must be held fixed by an oven or the forward current must be temperature-compensated to cancel lifetime variation effects in the diode. Such compensation can be achieved by the use of a positive temperature coefficient resistance in the bias scircuit.

b. High Speed SRD-DTL NOR Gate: The controlled charge storage of an SRD makes it useful as a voltage offset diode for fast logic gates. In Figure 40, if CR1 is an ideal diode, turnoff of transistor  $Q_2$  is very slow since its base charge must leak to ground through resistor  $R_2$  at a slow rate. If CR1 is an SRD whose lifetime is equal to the transistor base lifetime, collector current of  $Q_1$  can extract base current from  $Q_2$  at a high rate, drastically reducing delay of the gate.

The proper operation of this circuit requires that  $CR_1$  store at least as much charge as the transistor at the current level used. Once this charge is determined, the SRD lifetime  $\tau$  can be chosen from the relation

$$\tau_{\min} = \frac{Q_S}{I_E}$$

where

Q<sub>S</sub> = required stored charge

IF = transistor base current and SRD forward current




Figure 40. SRD NOR Gate

c. Wide Band Pulse Counting FM Discriminator: The circuit of Figure 41 will convert a train of pulses of varying amplitude into a train of pulses of constant areas. The time average of the output pulses will be proportional to the input frequency and independent of the input amplitude. Being a true pulse-counting discriminator, this circuit is particularly suitable as a wide band FM discriminator with bandwidth on the order of 1 MHz for a single diode circuit.




Figure 41. Low Frequency FM Discriminator

At higher frequencies, i.e.,  $f > 1/2\pi\tau$ , the diode recharge time becomes a limitation. This limitation can be eliminated by using the circuit shown in Figure 42. This circuit will accept a high frequency sinewave or other bi-directional waveform and will produce a series of alternating positive and negative pulses of fixed area. These pulses will start at the zero crossings of the input waveform and will be controlled in area by the bias current IF. The individual areas of the negative going pulses will be independent of input amplitude and frequency.




Figure 42. Series Wave Shaper Circuit

This circuit can be made into a very linear wide bandwidth (i.e., DC — 100 MHz) FM discriminator by using a rectifier to separate out the negative current pulses only and a low pass filter to extract the modulation frequency components in the output.

**d.** Amplitude-Controlled RF-DC Converter: By varying the bias current in the circuit of Figure 42, the RF conduction angle can be varied in a manner analogous to phase control of 60 Hz power by SCR's. This process is basically conservative with almost no energy lost in the diodes, so a relatively large RF power can be controlled safely with a low power diode.

The charge displaced in 1/2 RF cycle is

$$Q = \int_{0}^{\pi} idt = \frac{ip}{\pi f}$$

where

The bias current IF required to cause full cycle conduction is:

$$I_F = \frac{Q}{\tau} = \frac{i_p}{\pi f_T}$$

and the current gain,

$$\frac{ip}{le} = \pi f \tau$$

If two HP 5082-0180 diodes are used at a frequency of 200 MHz, and a diode lifetime of 150 nsec (typical HP 5082-0180),

$$gain = \pi(200 \times 10^6) (150 \times 10^{-9}) = 94$$

Harmonic generation due to the fast diode transition is considerable, but can be suppressed with filters.

Such a circuit would be very suitable as an amplitude control element in a high frequency RF to DC power converter. A basic scheme for such a power converter is shown in Figure 43.

e. One-Shot Voltage Impulse Generator: This circuit is a unique application of the SRD together with a shorted transmission line in which a single isolated transient is set up on the line without the need for any terminating resistors to suppress re-reflections on the line from either the source or the shorted end.

In some applications, it is necessary to develop a very narrow voltage impulse across a high impedance load. This can be done with one SRD driving a shorted transmission line. The load is connected at an appropriate distance from the shorted end of the line for the pulse width desired, as shown in Figure 44.




Figure 43. Amplitude Controlled RF-DC Power Converter




Figure 44. Conventional Narrow-Pulse Circuit

When the SRD releases a step of current, this step propagates down the line to the short, producing a step of voltage across R<sub>L</sub>. At the short, the step voltage reverses polarity and reflects back toward the source, causing the load voltage to return to zero as it passes R<sub>L</sub> on its return trip. It then is absorbed in the resistive pad at the source, to prevent rereflection and resultant multiple pulses. This scheme suffers from the 6 dB amplitude loss of the attenuator which is necessary to give a resistive source impedance. Another scheme, which eliminates the attenuator and therefore gives 6 dB more output without serious re-reflection, is shown in Figure 45. Its operation is best understood by studying waveforms on a shorted line with a source resistance equal to  $Z_{\rm O}$  as shown in Figure 46.


Initially, half the source pulse current flows into the  $Z_0$  termination and half into the  $Z_0$  surge impedance of the line. A positive waveform travels to the short, reflects 100% negative, and travels back to the source, wiping out all line voltage as it returns. The line current doubles as the return reflection passes each point on the line.

Notice in Figure 46 that the sending end voltage returned just to zero, due to the action of the resistor  $R_1$  on the traveling wave. If  $R_1$  were not there, the sending end voltage  $V_S$  would have jumped to  $-iZ_O/2$  on the return of the traveling wave, and a new reflection would be sent out.


The fact that  $R_1$  allows the  $V_S$  to just return to zero suggests that a diode and a small bias battery might be substituted for  $R_1$  with the same result, a complete absorption of the traveling wave from the short. This turns out to be the case. The SRD of Figure 45, together with a capacitor  $C_1$ , clips the returning wave at zero and absorbs the difference between the source current and the total line current, and completely stops the transient. This is possible because the SRD has a very fast forward turn-on.

An SRD will act as an almost perfect waveform clipping diode for a waveform as fast as its own transition time. Thus a 100 ps transition time diode will turn on from back bias with very small overshoot in response to a 100 ps rise time forward curent waveform. This property of the SRD is often overlooked. Because the SRD exhibits charge storage, it is usually unnecessarily mentally excluded from use in high speed switching applications.


An energy equal to 1/2 L  $(2i)^2$  is stored on the line, where L =  $Z_0t$  is the low frequency inductance of the line, and i is the source current step amplitude (t is the one-way time delay of the line length). This energy is eventually slowly absorbed in SRD series resistance and slight charging of capacitor C, and for all practical purposes only one pulse appears across  $R_L$ , and this is not attenuated by any 6 dB pad.



This whole argument has been based on a tacit assumption of zero rise time steps. If a finite rise time step is applied to a diode-terminated line of this type, the impedance is too high over most of the transient, and a considerable positive voltage reflection will occur. However, the inclusion of the optimum value of shunt diode junction capacitance will remove most of the reflection. It has been calculated and



a. Spatial Relationships of Traveling Waves



b. Time Waveforms at Source End

Figure 46. Resistive Source Waveforms

experimentally shown that the capacitance present in an SRD, which gives a certain rise time pulse, is close to the optimum value required for a perfect termination for a reflection which has the same rise time. Because of this, the circuit of Figure 45 is effective even for steps of finite rise time.

# 5. Special Topics

This section outlines some techniques and design approaches which are of general interest when working with high speed pulse circuits. The practical realization of these circuits demands practices that are more stringent than those in microwave circuits because the bandwidths involved are extremely broad and often extend from GHz to dc.

a. Diode Mounting for Pulse Applications: In practice it is very difficult to construct lumped circuits without excessively large stray reactances, especially for rise times below 0.2 ns and impedance levels below 50  $\Omega$ .

For rise times around 100 ps, a transmisson line mounting for the SRD is by far the easiest and best method. The three common methods and the surge impedance which the diode "faces" in each case are shown in Figure 47.




Figure 47. Line Mounting for SRD's

The end mounting is seldom used, since only one output is available and traveling-wave time separation must be used to separate the fast output waveform from the drive waveform. The series connection is occasionally used to form a fast trailing edge on a pulse traveling down the line.

The shunt mounting is by far the commonest, and is very useful as a step sharpener. Micro-stripline is preferrable to coax for shunt mounting, since the mutual inductance of packaged diodes has typically half the value in microstrip that it has in coax.

Even if the drive circuitry for the SRD sharpener is far from a  $\rm Z_O$  match to the line, a very good pulse leading edge can be produced by a line-mounted diode, since it takes some time for a traveling wave to reach the source from the diode and for the reflection to return, and the pulse will be clean at least for this amount of time. In addition, lumped-circuit effects of the diode and the driving circuitry are not allowed to combine directly, so the pulse reflection from a poorly matched source will often be less serious than the perturbation caused by direct connection of the source and the SRD.

b. Effect of Parasitics on Overshoot and Ringing: Calculation of the exact leading edge shape is much easier with a properly line-mounted diode, since the line is known to be resistive for a certain amount of time (the round-trip time for a wave at the speed of light in the line's medium to reach the first discontinuity and return).

For a shunt-mounted diode, the equivalent circuit affecting the leading edge shape is shown in Figure 48.

Assuming that the diode switches instantaneously, the leading edge of the waveform will be of the form:

$$E_{O}(S) = I_{G} \frac{Z_{O}}{2} \frac{\frac{1}{L_{S}CVR}}{S\left[S^{2} + S\frac{Z_{O}}{2L_{S}} + \frac{1}{L_{S}CVR}\right]}$$

where  $\omega_n^2 = \text{ringing frequency}$   $\zeta = \text{damping factor}$ 

and 
$$\omega_{n}^{2} = \frac{1}{L_{S}C_{VR}}$$
 ,  $\zeta = \frac{Z_{O}}{4}\sqrt{\frac{C_{VR}}{L_{S}}}$ 

This waveform is shown in Figure 49 for various values of the damping factor  $\zeta$ . Knowing the circuit constants, the peak overshoot and the approximate ringing frequency can be obtained from this figure. Actual measured overshoot will be less if the diode's  $t_1$  is not much less than  $1/\omega_D$ .




Figure 48. Shunt Mount Diode-Equivalent Circuit




Figure 49. Transient Responses of Figure 48

When  $\zeta$  < 2, the rise time from Figure 49 will be less than that calculated on a straight R-C basis. For these cases, use Figure 49 rather than an R-C calculation.

c. Charge Insertion Methods: There are methods of getting the required stored charge into a SRD, one of which is the dc bias used in the step waveform sharpener. Referring back to Equation 1.

$$i(t) = \frac{dQ}{dt} + \frac{Q}{\tau} \quad \text{for } (Q > 0)$$

where

i = total instantaneous diode current

Q = charge stored at junction

 $\tau$  = minority carrier lifetime of diode

Taking Laplace transforms and solving for Q(s)

$$Q(s) = \frac{\tau^{\dagger}(s)}{(1 + s\tau)}$$

The time waveforms of Q(t) corresponding to a few selected time functions for i(t) are shown in Figure 50.




Figure 50. Q(t) for typical i(t)

It can be seen that a constant forward current is a very slow way to build up charge. An impulse of current(or its equivalent step of charge) is the quickest way, but recombination causes the stored charge to decay.

To quickly build up to a steady value of charge, an impulse followed by a dc step is appropriate. These special forward-current drive waveforms are useful for pulse circuits which must operate from very low repetition rates to very high ones (the impulse plus step is good for both extremes of repetition rate), although a price must be paid in terms of circuit complexity to produce special forward current waveforms.

Figure 50d shows the charge-time waveforms possible with sinusoidial current drive for two extreme conditions: one where the drive waveform period T is much greater than diode lifetime, and one where T is much less than lifetime. The former case corresponds to the case present in a typical ac rectifier, where stored charge is instantaneously proportional to current. The latter case is one for which the charge barely reaches zero, and no rectification or switching occurs. Most practical cases fall between these limits, and switching occurs somewhere in the cycle.

It has been experimentally shown that the charge insertion method used has no measurable effect on the transition characteristics of an SRD. The published dynamic characteristics measured using dc bias are completely valid provided the charge present at the start of the storage interval is used as the basis of comparison.

#### REFERENCES

1. Moll, J.L., Krakauer, S., and Shen, R., P-N Junction Charge-Storage Diodes, Proc. IRE, January 1962, Vol. 50, pp. 43-53.

#### **BIBLIOGRAPHY**

Hamilton, S., and Hall, R., Shunt Mode Harmonic Generation Using Step Recovery Diodes, Microwave Journal, April 1967, Vol. 10, No. 5, pp. 69-78.

Koehler, Dankwart, Semiconductor Switching at High Pulse Rates, IEEE Spectrum, November 1965, Vol. 2, No. 11, pp. 50-60.

Chow, P., and Cubert, J., A Key to Nanosecond Switching, Electronics, October 18, 1963.

Vasile, Carmine F., Correspondence, February 1966 IEEE Proceedings, A Method of Generating Sub-Nanosecond Pulses. pp. 335-337.



Hewlett-Packard assumes no responsibility for the use of any circuits described herein and makes no representations or warranties, express or implied, that such circuits are free from patent infringement.

For more information, call your local HP sales office listed in the telephone directory white pages. Ask for the Components Department. Or write to Hewlett-Packard: U.S.A. — P.O. Box 10301, Palo Alto, CA 94303-0890. Europe — P.O. Box 999 1180 AZ Amstelveen. The Netherlands. Canada — 6877 Goreway Drive. Mississauga. L4V 1M8, Ontario. Japan — Yokogawa-Hewlett-Packard Ltd., 3-29-21, Takaido-Higashi, Suginami-ku, Tokyo 168. Elsewhere in the world, write to Hewlett-Packard Intercontinental, 3495 Deer Creek Road, Palo Alto, CA 94304.