## COGNITIVE SYSTEMS RESEARCH PROGRAM

(Preliminary Report on Phase I)

## By

GEORGE NAGY

1 September, 1963


Prepared Under Contract No. NONR 401 (40) and NSF GP-971

CLEARINGHOUSE FOR FEDERAL SCIENTIFIC AND TECHNICAL INFORMATION CF̄STI DOCUMENT MANAGEMENT BRANCH 410.11

LIMITATIONS IN REPRODUCTION QUALITY

ACCESSION * AD 607459
I. We regret that legibility of this document is in part UNSATISFACTORY. REPRODUCTION HAS BEEN MADE FROM BEST AVAILABLE COPY.
2. A PORTION OF THE ORIGINAL DOCUMENT CONTAINS FINE DETAIL WHICH MAY MAKE READING OF PHOTOCOPY DIFFICULT.

$\square$
3. THE ORIGINAL DOCUMENT CONTAINS COLOR, BUT DISTRIBUTION COPIES ARE AVAILABLE IN BLACK-AND-WHITE REPRODUCTION ONLY.

4. THE INITIAL DIST RIBUTION COPIES CONTAIN COLOR WHICH WILL BE SHOWN IN BLACK-AND-WHITE WHEN IT IS NECESSARY TO REPRINT.

5. LIMITED SUPPLY ON HAND: WHEN EXHAUSTE D, DOCUMENT WILL BE AVAILABLE IN MICROFICHE ONLY.

6. LIMITED SUPPLY ON HAND: WHEN EXHAUSTED DOCUMENT WILL nOT BE AVAILABLE.

1. DOCUMENT IS AVAILABLE IN MICROFICHE ONLY.
2. DOCUMENT AVAILABLE ON LOAN FROM CFSTI (TT DOCUMENTS ONLY).
$\square 9$
3. 

PROCESSOR:
TSL-107-10/64

## BLANK PAGE

## Thaje of CONTEINS

Page
List of Figures ..... i1
Summary ..... 1
Chapter I The Sensory Anslyzer ..... 6
1.0 :.rtroduction ..... 6
1.1 The Input Selector ..... 9
1.? Main Audio Amplifier ..... 11

1. 3 Altometic Gain Control Amplifier ..... 12
1.4 Voiure Monitors ..... 17
1.5 Audio Filters ..... 21
1.6 A:ud」 Fille: Amplifier ..... 35
1.7 Ingarithmic Converters and Reference Supplies ..... 37
1.8 Piugboard No. 1 ..... 41
1.9 Dixferential Amplifier ..... 42
1.10 Seasory Delays ..... 44
1.11 Trigger ienerator ..... 46
Chapter II The Adaritive System ..... 48
2.0 Introduction ..... 48
2.1 Eiugboard No. 2 ..... 51
2.2 The A-unit ..... 58 ..... 58
2.3 A-u:itt Activity Indicator ..... 62
2.4 Weight Cores ..... 64
$2.5 \quad 100$ Kcs Carrier Generator ..... 70
2.6 Erase Circuit ..... 77
2.7 A-unst Input Simalator ..... 79
Chapter III The R-unit ..... 84
3.:) Introduction ..... 84
3.1 The F-unit Filter ..... 87
3.2 R-unit Amplifier ..... 89
3.3 R-unit Threshold Circuits ..... 91
3.4 lhase Seferense Source ..... 100
3.5 R-unst Gutput Flip-Flop ..... 101
3.6 Reinforcement Gates ..... 103
3.7 Reinforcement Pulse Generator ..... 106
3.8 Word F'erzination Detector ..... 108
3.9 Feinsorcement Timing Control ..... 112
Chapter IV Auxiliany Logic ..... 113
4.0 Introduction ..... 113
4.1 Summary of Logis Circuits for Automatic Control (Dy Charles Kiessiling)
Cnapter 5 Power Supplies ..... 129

## LUST OF FIGURES

Page
Figure 0.0.1 Tobermory, Phase I (Four-Layer Perceptron) ..... 3
O.0.2 Tobermory, Phase I Floor Plan ..... 4
0.0.3 Isometric View of Tobermory, Phase I ..... 5
1.0.1 The Sensory Analyser ..... 8
1.1.1 Input Selector ..... 10
1.3.1 Amplitude Response of AGC Amplifier ..... 14
1.3.2 Frequency Response of AGC Amplifier ..... 15
1.3.3 AGC Circuit Diagram ..... 16
1.4.1 Volume Monitor Block Diagram ..... 18
1.4.2 Filter For Audio Monitor Amplifier ..... 19
1.4.3 Average Amplitude Indicator ..... 20
1.5.1 Audio Filter Circuit Diagram ..... 23
1.5.2 Pitch-Frequency Equivalence ..... 24
1.5.3 Audio Filter Center Frequency Distribution ..... 25
1.5.4 Q Variation in Audio Inductors ..... 26
1.5.5 Component Values for Audio Filters ..... 27-30
1.5.6 Audio Filter Performance Chart ..... 31-34
1.6.1 Audio Filter Amplifier ..... 36
1.7.1 Logarithmic Converter ..... 38
1.7.2 Amplitude Response of Logarithmic Converter ..... 39
1.7.3 Logarithmic Converter Voltage Regulator ..... 40
1.9.1 Differential Amplifier ..... 43
1.10.1 Sensory Delay Circuit Diagram ..... 45
1.11.1 Trigger Generator ..... 47
2.0.1 The Adaptive System ..... 49
2.1.1 Schematic Diagram of S-Unit Continuity Tester ..... 53
2.1.2 Circuit Diagram of S-Unit Continuity Tester ..... 55
2.1.3 Schematic Diagram of A-Unit Continuity Tester ..... 57
2.2.1 The A-Unit ..... 59
2.3.1 A-Unit Activity Indicator ..... 63
2.4.1 Hysteresis Loop in Integrator Core ..... 66
2.4.2 2nd Harmonic Memory Matrix ..... 68
2.5.1 $100 \mathrm{Kc} / \mathrm{sec}$. Carrier Generator ..... 71
2.5.2 $100 \mathrm{Kc} / \mathrm{sec}$. Crystal Oscillator ..... 72
2.5.3 $100 \mathrm{Kc} / \mathrm{sec}$. Carrier Amplifier ..... 74-75
2.6.1 Erase Circuit ..... 78
2.7.1 A-Unit Input Simulator - Block Diagram ..... 80
2.7.2 A-Unit Input Simulator ..... $81-83$
3.0.1 Block Diagram of R-Unit ..... 85
3.1.1 Filter Data Sheet ..... 88
3.2.1 R-Unit Amplifier ..... 90
3.3.1 Phase Sensitive Threshold Circuit ..... 92
3.3.2 Absolute Threshold Circuit ..... 93
3.3.3 Typicai Static Characteristic-Tunnel Diode Curve ..... 94
3.3.4 Unity Gain Inverter ..... 96
3.4.1 Phase Reference Block Diagram ..... 97
3.4.2 Circuit Diagram for Phase Reference Source ..... 98-99
3.5.1 R-Unit Flip-Flop ..... 102
3.6.1 Truth Table for Reinforcement Gates ..... 104
3.6.2 Pulse Reinforcement Gates ..... 105
3.7.1 Reinforcement Pulse Generator ..... 107
3.8.1 Word Termination Detector ..... 109
3.9.1 Reinforcement Timing Control ..... 110 ..... - 111
4.0.1 Flow of Information in Tobermory System ..... 114
4.0.2 Message Format on Tape ..... 115
4.0.3 Printout Format ..... 116

S $\mathbf{x}$<br>Dwg. No. 1.2 Detailed System Design*<br>Dwg. No. 1.1 Tobermory Floor Plan

Tobermory, named after Saki's'eavesdropping talking cat, is a general purpose pattern recognition machine roughly modelled on biological prototypes.t Phase I, described in this report, consists of a four-layer audioperceptron organized as shown in figure 0.0.1.

The sensory analyzer breaks up the signal into a 1600 bit time-frequencyamplitude pattern. The outputs of the sensory units are connected in many-tomany fashion to 1000 association units, which, in turn, are 11 nked by 12,000 variable weights to 12 decision elements (response units). A given signal may thus be represented by one of $2^{12}$ code words. This scheme is implemented as follows.

A microphone and a tapehead serve as alternative inputs to 45 resonant band pass filters. The bandwidth of the filters is manuaily varieble in five steps, corresponaing to $Q$ 's in the range of one to twelve, while the center frequencies may be changed in a two to one range. The center frequencies are distributed uniformly on a pitch (mel) scale. The logarithms of the outputs of the filters are pairwise compared in variable-threshold difference amplifiers. This operation serves to localize peaks, valleys, and sharp transitions in the instantaneous frequency profile. Proviaion is also made to monitor the overall amplitude level.

The outputs of the difference amplifiers constitute the input to eighty delay lines consisting of twenty monostable multivibrators each. The time delay associated with each miltivibrator may be set independently in the range of 10 to 100 milliseconds, yielding asynchronous sampling of words up to two seconds long. The 1600 bit pattern represented by the multivibrators is

[^0]available on a plugboard, which permits selection of arbitrary subsets as 'receptive fields' for each A-unit.

The A-units are simply difference amplifiers with a threshold setting. When the inreshold is exceeded, a carrier signal is gated to each of the twelve analog memory elements associated with an A-unit, and a signal proportional to the setting of the tapewound cares is contributed to the appropriate R-unit, where all such signals are summed. The R-units are also threshold elements, with built-in hysteresis to increase stability.

In automatic operation, digital signals from one channel of the tape (representing the desired output) regulate reinforcement (incrementing or decrementing the flux levels in the cores). During training, the reinforcement history of each R-unit is printed out on an electric typewriter, which also serves to code the training tapes. A mumber of other convenient features facilitate experimentation on word and masic recognition, continuous speech processing, language, regional accent, and individual speaker identification, phoneme structure analysis, and related problems.

Figure 0.0.2 depicts the physical location of the various units described above, while figure 0.0 .3 is an isometric sketch of the structure. Following presentation, the introductary sections cover the material in each chapter in block diagram form. The remaining sections contain detailed descriptions of the mode of operation and calibration of the circuits necessary to implement the block diagrams. The author hopes to relieve the repetitious, pedestrian style of these descriptions by the use of numerous apposite illustrations.






1.0 - Introduction

A detailed block diagram of the sensory analyzer, consisting of the audio input system, the $A^{(1)}$ units, and the delay cornections to the $A^{(2)}$ units, is shownin figure i.0.1.

The sensory input, dialed on the input selector in the control booth, can be any mixture of signals from a tape recorder, a microphone, a pair of audio oscillators, and a noise generator. An AGC amplifier with 25 db . compression can be switched into the system at the operator's discretion. From here the signals are amplified for input to the filter network. The signal coming from the main amplifier is available for display on an oscilloscope in the control room, as are the outputs of the filters. The audio signal also goes to the monitoring speakers, a volume meter, and an amplitude measurement circuit which emits a voltage proportional to the average amplitude of the signal. This measurement is used to trigger the word termination (or pause) detector which is activiteted by a period of silence following an audio input signal. It is also averaged over a longer time period, to provide information to the perceptron on the ampiltude profile of the input pattern, which would otherwise be lost in the frequency analyzing network. Both the "momentary amplitude" and the "average ampiitude" are available, along with the logarithris of the 45 filter outputs, at Flug Board no. 1.

The 45 eudio filters can be set to cover one of three ranges: 30 to $4700 \mathrm{cps}, 47$ to 7000 cps , cm 60 to 940 cps . The bandwidths are variable from $8.4 \%$ to $100 \%$ of the center irequenises.

Each of the 40 differentie. amplifiers (representing the $A^{(1)}$ units of figure 0.0.1; can be connected to any pair of signals from filters or amplitude measuring devices by means of plug board no. 1. Since all of these signals are represented in logarithmic form, the signal from the differential amplifier represents the ratio of two amplitudes; rather than the absolute difference. This eilminates the need for a very high conpression AGC amplifier, and
effectively normalizes the speech input for variability due to changes in volume, distance from the microphone, etc. Each differential amplifier has two output channels, one of which carries a signal if the difference is positive, and the other, if the difference is negative. Each difference signal is fed to a threshold gate with adjustable threshold. This system, then, extracts from the profile of the instantenears frequency spectrum the ratios of the amplitudes at selected pairs of points throughout the spectrum. It is this set of ratios, now represented in digital form by the outputs of the 80 threshold gates, which characterizes the audio pattern for the subsequent parts of the system.

In order to represent the time dimension of the input pattern, the sets of eighty signals representing the momentary frequency spectrum are fed into eighty channels of twenty delay multivibrators each. Whenever a threshold gate is activated (indicating that some ratio of frequency amplitudes has exceeded its threshold) it permits a pulse from a trigger generator to touch off the first delay unit in the corresponding chain. This signal travels down the delay chain; the state of each multivibrator represents the output of the threshold gate at some previous instant of time. The 1600 individual multivibrator outputs are available at plugboard number 2 , so that they may be connected to any cambination of the $1000 \mathrm{~A}^{(2)}$ units.



### 1.1 The Input Selector

Dwg. No. 3.2 The Input Selector

The input selector (Figure 1.1 .1 ) is a resistive network designed to equalize the signal levels from the various input devices (microphone, tape recorder, two audio signal generators, and a noise generator) and render them accessible to the audio amplifier. The logarithmic potentiometers are chosen in such a way that at their maximum setting the output of the input selector is about 1 mv. p-t-p. The pots also have an "off" position. These potentiometers, mounted on the audio control panels, are normally used to adjust the amplitude according to the level shown on the amplitude level meter. The tape recorder, main audio amplifier, and AGC controls should be used for calibration purposes only.

Any mixture of signals, as well as any "pure" signal, may be obtained from the input selector. The noise generator is to be used mainly for simiating the effect of various levels of noise added to "clean" recordings. The audio oscillators are handy for adjusting threshold levels in the difference amplifiers; for this purpose, the control room oscilloscope may be used to monitor the two filter or amplitude channels, while the pilot lamp at the end of the sensory delay line to which the differential amplifier is connected indicates when the threshold has been exceeded.

516. GEN.
 $1 N$ N


FIG.1.1.1: INPUT SELECTOR

### 1.2 Main Audio Amplifier

## Elco Mamal

The main audio amplifier is an Electronic Instrument Co. Inc. (EICO) model IF- 3030 watt high fidelity integrated unit. Trouble shooting instructions are given in EICO Manual No. HF: 32-1.

Since ail the inputs originate from the input selector, the microphone input and preamplifier are used under all conditions. The bass and treble compensation are set to the neutral (center) position, and the loudness control is turned fully clockwise to avoid low and high frequency emphasis. The rumble and scration filters are left in the "off" position. The level control is adjusted to proride 100 mv . p-t-p signal at the input to the audio filters with maximum input from any of the signal generating devices connected to the input selector. With proper adjustment this should correspond to 5 on the level-setting dial.

A step-down audio transfomer and a variable ratio voltage divider reduces the output of the amplipier ( $4 \Omega$ tap) to a level suitable for feeding into the filters. The aggregate input impeance of the filter bank is at least 5 ohms, so any arrangenent hitich reduces tine impedance level of the signal to below 1 ohm is sailsfactory.

Note that it is imperative to use high quality shielded wire for all connections to and from the amplifier.

### 1.3 Automatic Gain Control Amplifier

Dwg. No. 3.1 Automatıc Cain Control Amplifier

The purpose of the automatic gain control amplifier (AGC) is to reduce the dynamic range requarements of subsequert stages. Without exceedingly cumbersome precautions, it is unreasonatle to expect transistor circuits to handle analog quantities susceptible ic: a greater than 40 decibels (a factor of 100 ) variation. The $A G C$ reduces the normal 65 db . range of the human voice (as picked up by a microphone) to an acceptable 40 dbs .

This amplifier is connected between the input selector (section 1.1) and the Eico power amplifier (section l.2). A remote control relay permits bypassing the AGC altogether, at the operator's discretion. The relay also cuts off the high voltage and filament supply to the tubes.

The control action of the dich is shown on Pig 1.3.1, and the frequency response on FiE. 1.3.2. The output is free of noticeable distortion except below 100 cps . The minimum attack time (measured to 90 per cent of the final response) is about 15 msess, while the release time is of the order of 1 second. Both of these time constants are adjustable by means of front panel potentiometer:

The AGC (́circuit schematic on f:f, 1.3.3) has a low noise, high impedance input, suitable for direct conroction to any (except carbon button) common microphone. Provision is made on the front panel to adjust the gain of the input section to different microphones. The single ended output is designed to feed into a load impedance of at least 50,000 ohms.

The heart of the control action lies in the circuitry asscciated with the double triode V4. This will be recognized to constitute an unbalanced bridge. Since the plate resistance of the V4 is strongly dependent upon its grid-to-cathode voltage, the signai voltage developed between the output nodes of the bridge is also a function of this grid-to-cathode voltage. This voltage, in turn, is proportional to the amplitude of the input signal, due to the action of A.C. amplifier V6, bridge rectifiers V7 and V8, and D.C. amplifier V9. Note that the amount of control is directly dependent upon the input signal. There is no feedback loop of any kifd in the amplifier, hence phase shift and
oscillation problems do not arise.
For initial adjustment (after tube or component changes), it is necessary to warm up the amplifier for at least an hour. Connect a 1000 cps signal generator to the input, and set the level to about 250 mv . Adjust the two level controls, on the panel and on the chassis, to their half way points, and monitor the output with an oscilloscope. Then alternately advance the two settings until distortion in the output is noticed. At this point, the signal voltage across the load resistors of $V 3$ will be about 80 volts peak to peak. Now connect the oscilloscope to the plates of V8 (white wire marked with blue), and adjust the chassis balance control until alternate peaks of the waveform are of equal height. This is necessary to limit distortion at low frequencies, since the output of the bridge rectifier is only capacitively filtered in order to avoid time lags.

Now replace the signal generator with the microphone to be used, and measure the maximum input generated by talking loudly into the microphone at close range. Set the signal generator at the measured level, and substitute it for the microphone. Then adjust the panel level control for maximum output without distortion. The AGC is now ready for action.

Some low frequency distortion will occur before the amplifier is fully warmed up, but this will usually affect only a deep male voice. Distortion may also occur if the supply voltage is not kept at exactly 210 volts.


FIG. 1.3.1: AMPLITUDE RESPONSE OF AGC AMPLIFIER





3 aON aO
aVOT $\times$ OS 紋
-9!-


Eit Yolume Morisors<br>Üg. No, 3.3 Louanspeaker Controls<br>4.2.4 Volume Detectar Ampliile:<br>4.2.5 Average Amplitude Detector

The roive monitoring syrstem, shown on figure 1.4.1, is quite straightforward. The signai from the input selector isection 1.1; is fed to two loudspeakers through a zatcrirg tranciormer and volume control pacis. The output of the input selector iss àso dieplajed on the loparithmic voiume meter ( 100 mv fuil scaie deflection) and serves as input to the voiume devector amplifier. This anplifiter (figure -.4 .2 ) is similar to the forty-five audio amplifiers jescribed in sestion i.6. The smoothing sircuit is borrowed from Gunnar Fant's "Acoustir Analysis ind Synthesis of Speech with Applications to Swedish"; it is an optismum phase designeci LRC wale secition low pass filter with a cut off frequency of 300 redians per second (about. 50 cps ). The nominal impedarce of 0000 onrs satisfies both the amplifier and the parallel combination of the inputs of the word termination detector (section 3.8) and the standard log converter without any inpedance matcing other than a $60 \mathrm{~K} \Omega$ bleeder.

The avarage ampiltude indicetce (tig, 1.4.3) is an R-C integrator isolated by two inverting amplifiers. The net gain of this circuit is unity. The time constant of the 1ntegrator may be yar:ied from 0.1 second to 1.0 second by means of potentionetor Ri.

Provisions are made to monitor on the screen of the control room oscilloscope the totail speecin form injected into the perceptron, the momentary ampiitude, and the average amplitude.

Note that either the mcinentary omplitude or the average amplitude signal may lie useci with any frequency channel for comparison in a difference amplifier. The cignais, as found on plug board number one, are compatible.



ATTACHED TO AMPLIFIER /DENTICAL WITH FIG. /.6.1, AT POINTS"A"AND "J", SUESTITUTING FOR CIRCUIT TO PIGMT OF $4-B$ IN FIG.1.6.1

FIG. 1.4.2: FILTER FOR AUDIO MONITOR AMPLIFIER


FIG.1.4.3: AVERAGE AMPLITUDE INDICATOR

### 1.5 Audio Filters

Dwg. No. 4.2.1 Filter Amplifier and Log Converter
2.6 Rack No. 1, Front View

The 45 audio filters ífig. 1.5 .1 ) are series resonant I-C circuits using high-Q inductors. The center frequencies are uniformly distributed on the pitch (mel) scale, which roughly approximates human audio response. The equivalence between pitch and frequency may be expressed by

$$
P=\frac{1000}{\log 2} \log \left(1+\frac{f}{1000}\right)
$$

where $P$ is in mels
and $f$ is in cycles per second
This equation is plotted in fig. 1.5.2. In addition to its center frequency $f_{2}$, each filter may ke tuned to $f_{1}$ and to $f_{3}$ by switching capacitors. $f_{1}$ has been chosen equal to $\frac{2}{3} f_{2}$, and $f_{3}$ equal to $\frac{3}{2} f_{2}$. The ranges attainable by the different settings are plotted on both pitch and frequency scales in fig. 1.5.3.

The output is the voltage developed across a series resistor. The five values of resistance which may be switched in here yield bandwidths corresponding to factors of merit $(Q)$ of $2,3,5,8$, and 12 . The $Q$ and the bandiwidith are related by $B W={ }_{Q}^{C}$. The resistance values here have been chosen to be large compared to the internal equivalent resistance of the inductors (that of the sapacitcrs is negiigible) so that at resonance most of the input voltage is developed across the output resistor.

Since only the relative amplitudes of the filter outputs are taken into account by the difference amplifiers, the change of about $20 \%$ in amplitude as the $Q$ is changed from 1 to 12 is immaterial as long as the two filters connected to a single difference amplifier are both set to the same $Q$. In a further effort to minimize output amplitude variation with frequency, each inductor was padded with a series resistance to present an unloaded $Q$ of 40 at the center frequency.

The 1962-63 United Transformer Corporation Catalogue on Electric Wave

Filters and High $Q$ Coils covers the overall characteristics of inductors used in the audio filters, while fig. 1.5 .4 shows the representative $Q$ vs. frequency plots of the different units. It is to be noted that for best performance, the inductors should be used at low (mv) voltage levels.

The capacitors are $+0 \%$, 有 tolerance components padded with small mica capacitors to resonate with the coils at the design frequencies. To keep the bandwidth and the resonant gain as constant as possible, precision resistors were used throughout.

The design values of the various components appear infigure 1.5.5. $R_{L}$ refers to the internal equivalent resistance of the inductor measured at the center frequency, $R_{p}$ is the value of the padding resistor required to bring the $Q$ down to 40 , the $r_{i}$ 's are the resistence values, which, in combination with $R_{L}$ and $R_{p}$ would yield the appropriate filter bandwidths, and the $R_{i}$ 's are the actual resistors on the filter panels. $R_{1}$ in parallel with the input resistance of the next stage is equal to $r_{i}$.

Figure 1.5 .6 shows the measured resonant frequencies and bandwidth of the 45 filters with all possible settings. *

* Before deciding on the simple passive filter described above, several other approaches were explored. Odarchenko (see Filter and Multivibrator by A. Odarchenko) worked on a continuously variable center frequency filter based on the well known parallel-T null network. The chief difficulty here was interaction between frequency and bandwidth adjustments, and insufficient frequency variability. Liskov tried shifting the poles of a two-stage R-C filter with an active feedback network, but could not obtein a sufficiently narrow bandwldth without oscillations. Commercial variable parameter bandpass filters begin at about $\$ 250$ a piece. A firm of consulting eng'neers submitted a bid for the whole filter network at $\$ 8000$. In view of these impasses, the several requirements for the filters were somewhat relaxed, resulting in the adoption of the resonant L-C circuit. Components for the latter averaged about $\$ 20$ a filter.



FIG. !5.1: AUDIO FILTER CIRCUIT DIAGRAM


FIG.1.6.2: PITCH-FREQUENCY EQUIVALENCE




Figure 1.5.5 Component Velues for Audio Filters

| F | fc | $\mathrm{BH}_{1}$ | $\mathrm{BH}_{2}$ | $\mathrm{BH}_{3}$ | $\mathrm{BH}_{4}$ | $\mathrm{EH}_{5}$ | $Q_{1}$ | $Q_{2}$ | $Q_{3}$ | $Q_{4}$ | $Q_{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 31.6 | 51 | 17.1 | 10.4 | 7 | 5.1 | . 62 | 1.8 | 3 | 4.5 | 6.2 |
|  | 47.5 | 53.4 | 17.6 | 10.8 | 7 | 5.5 | . 89 | 2.7 | 4.4 | 6.8 | 8.7 |
|  | 63.2 | 49 | 17.2 | 11 | 7.2 | 5.5 | 1.3 | 3.7 | 5.7 | 8.8 | 11.5 |
|  | 66 | 109.3 | 36.2 | 21.8 | 13.7 | 9.5 | . 6 | 1.8 | 3. | 4.8 | 7. |
| 2 | 96 | 90.7 | 33. | 23.8 | 13.2 | 10 | 1.1 | 2.9 | 4. | 7.3 | 9.1 |
|  | 128 | 100.4 | 34.8 | 22 | 14 | 10.5 | 1.3 | 3.8 | 5.8 | 9.2 | 12.2 |
|  | 100 | 129.8 | 46.6 | 28.6 | 17.5 | 12.4 | .78 | 2.1 | 3.5 | 5.7 | 8.1 |
| 3 | 149 | 120 | 48 | 31 | 20.5 | 14.5 | 1.2 | 3.1 | 4.8 | 7.3 | 10.3 |
|  | 200 | 170 | 60 | 35 | 33 | 18 | 1.2 | 3.3 | 5.7 | 6.1 | 11.1 |
| 4 | 135 | 177.5 | 65.5 | 42.7 | 25 | 16 | . 76 | 2.1 | 3.2 | 5.4 | 8.5 |
|  | 208 | 209.5 | 80 | 49 | 30 | 21.5 | . 97 | 2.5 | 4.1 | 6.7 | 9.4 |
|  | 270 | 142 | 73 | 45 | 30 | 20 | 1.9 | 3.7 | 6 | 9 | 13.5 |
| 5 | 173 | 277 | 77 | 55 | 38 | 33 | .63 | 2.3 | 3.2 | 4.6 | 5.3 |
|  | 259 | 286 | 92 | 61 | 46 | 36 | . 91 | 2.8 | 4.3 | 5.6 | 7.2 |
|  | 346 | 265 | 100 | 65 | 47 | 42 | 1.2 | 3.5 | 5.3 | 7.4 | 8.2 |
| 6 | 212 | 330 | 105 | 67 | 46 | 34 | . 64 | 2 | 3.2 | 4.6 | 6.2 |
|  | 318 | 310 | 118 | 61 | 43 | 36 | 1. | 2.7 | 5.2 | 7.4 | 8.9 |
|  | 424 | 294 | 112 | 78 | 55 | 48 | 1.4 | 3.8 | 5.5 | 7.7 | 8.8 |
| 7 | 254 | 388 | 128 | 81 | 51 | 37 | . 66 | 2. | 3.1 | 5. | 6.9 |
|  | 381 | 362 | 140 | 69 | 50 | 41 | 1. | 2.7 | 5.5 | 7.6 | 9.3 |
|  | 508 | 356 | 139 | 94 | 64 | 54 | 1.4 | 3.6 | 5.4 | 8. | 9.4 |
| 8 | 297 | 463 | 121 | 82 | 56 | 44 | . 64 | 2.5 | 3.6 | 5.3 | 6.8 |
|  | 450 | 483 | 152 | 95 | 63 | 42 | . 93 | 3. | 4.7 | 7.2 | 10.7 |
|  | 594 | 402 | 137 | 79 | 62 | 47 | 1.5 | 4.3 | $7 \cdot 5$ | 9.6 | 12.6 |
| 9 | 343 | 703 | 230 | 135 | 104 | 83 | . 49 | 1.5 | 2.5 | 3.3 | 4.1 |
|  | 514 | 619 | 185 | 126 | 90 | 70 | . 83 | 2.8 | 4.1 | 5.8 | 7.4 |
|  | 686 | 472 | 146 | 107 | 71 | 52 | 1.4 | 4.7 | 6.4 | 9.7 | 13.2 |
| 10 | 390 | 617 | 189 | 112 | 66 | 52 | . 63 | 2.1 | 3.5 | 5.9 | 7.5 |
|  | 585 | 702 | 205 | 131 | 89 | 60 | . 83 | 2.9 | 4.5 | 6.6 | 9.8 |
|  | 780 | 464 | 197 | 126 | 84 | 60 | 1.7 | 4. | 6.2 | 9.3 | 13. |
| 11 | 439 | 665 | 225 | 145 | 85 | 69 | . 66 | 2. | 3. | 5.2 | 6.4 |
|  | 664 | 593 | 217 | 136 | 89 | 65 | 1.1 | 3.1 | 4.9 | 7.5 | 10.2 |
|  | 875 | 600 | 203 | 142 | 96 | 90 | 1.5 | 4.3 | 6.2 | 9.1 | 9.7 |


| F | $f \mathrm{c}$ | ${ }_{3}{ }_{1}$ | $\mathrm{BH}_{2}$ | $\mathrm{BH}_{3}$ | $\mathrm{BW}_{4}$ | $W_{5}$ | Q 1 | $Q_{2}$ | $Q_{3}$ | Q 4 | $Q_{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 492 | 739 | 246 | 163 | 104 | 74 | . 67 | 2 | 3 | 4.7 | 5.2 |
| 12 | 747 | 703 | 251 | 158 | 104 | 70 | 1.1 | 3 | 4.7 | 7.2 | 10.7 |
|  | 980 | 705 | 213 | 154 | 103 | 75 | 1.4 | 4.6 | 6.4 | 9.5 | 13 |
| 13 | 547 | 830 | 285 | 174 | 109 | 82 | . 66 | 1.9 | 3.1 | 5. | 6.7 |
|  | 820 | 836 | 270 | 167 | 108 | 79 | . 98 | 3. | 4.9 | 8. | 10.4 |
|  | 2100 | 813 | 254 | 164 | 112 | 86 | 1.4 | 4.3 | 6.7 | 9.8 | 12.8 |
| 14 | 603 | 905 | 310 | 183 | 114 | 82 | . 67 | 2. | 3.3 | 5.3 | 7.4 |
|  | 908 | 977 | 318 | 192 | 123 | 80 | . 93 | 2.9 | 4.7 | 7.4 | 11.4 |
|  | 1215 | 862 | 290 | 175 | 120 | 90 | 1.4 | 4.2 | 7. | 10.1 | 13.5 |
| 15 | 667 | 987 | 303 | 196 | 128 | 88 | . 68 | 2.2 | 3.4 | 5.2 | 7.6 |
|  | 1008 | 1006 | 354 | 196 | 128 | 87 | 1. | 3.1 | 5.5 | 8.4 | 12.4 |
|  | 1334 | 930 | 320 | 200 | 130 | 100 | 1.4 | 4.2 | 6.7 | 10.3 | 13.3 |
| 16 | 731 | 1022 | 332 | 210 | 142 | 101 | . 71 | 2.2 | 3.5 | 5.2 | 7.2 |
|  | 1150 | 1285 | 385 | 2.50 | 157 | 117 | . 9 | 3. | 4.6 | $7 \cdot 3$ | 9.8 |
|  | 1462 | 1161 | 350 | 205 | 150 | 10) | 1.3 | 4.2 | 7.1 | 9.8 | 12.2 |
| 17 | 796 | 1275 | 359 | 224 | 125 | 105 | . 62 | 2.2 | 3.6 | 6.4 | 7.6 |
|  | 1194 | 1390 | 415 | 240 | 160 | 122 | . 86 | 2.9 | 5. | 7.5 | 9.8 |
|  | 1592 | 1140 | 295 | 240 | 150 | 120 | 1.4 | 5.4 | 6.6 | 10.6 | 13.3 |
| 18 | 866 | 1263 | 440 | 296 | 183 | 148 | . 67 | 2. | 2.9 | 4.7 | 5.9 |
|  | 1298 | 1417 | 415 | 257 | 155 | 120 | . 92 | 3.1 | 5.1 | 8.4 | 10.8 |
|  | 1720 | 1290 | 320 | 260 | 170 | 120 | 1.3 | 5.4 | 6.6 | 10.1 | 14.4 |
| 19 | 938 | 1360 | 474 | 282 | 180 | 110 | . 68 | 2. | 3.3 | 5.2 | 8.5 |
|  | 1406 | 1512 | 445 | 280 | 175 | 120 | . 93 | 3.2 | 5. | 8. | 11.7 |
|  | 1876 | 1350 | 465 | 305 | 180 | 120 | 1.4 | 4. | 6.2 | 10.4 | 15.6 |
| 20 | 1014 | 1654 | 520 | 292 | 182 | 137 | . 61 | 2. | 3.5 | 5.6 | 7.4 |
|  | 1520 | 1565 | 490 | 315 | 205 | 140 | . 97 | 3.1 | 4.8 | 7.4 | 10.9 |
|  | 2040 | 1440 | 490 | 310 | 210 | 160 | 1.4 | 4.2 | 6.6 | 9.7 | 12.7 |
| 21 | 1092 | 1855 | 932 | 613 | 415 | 3 in | . 59 | 1.2 | 1.8 | 2.6 | 3.5 |
|  | 1638 | 1680 | 565 | 335 | 215 | 150 | . 98 | 2.9 | 4.9 | 7.6 | 10.9 |
|  | 2184 | 1630 | 525 | 340 | 215 | 150 | 13.4 | 4.2 | 6.4 | 10.2 | 14.5 |
| 22 | 1164 | 1030 | 470 | 320 | 210 | 150 | 1.1 | 2.5 | 3.6 | 5.6 | 7.8 |
|  | 1760 | 1010 | 490 | 305 | 215 | 160 | 1.7 | 3.6 | 5.8 | 8.2 | 11.0 |
|  | 2350 | 1140 | 520 | 300 | 220 | 170 | 2.1 | 5.6 | 7.8 | 10.7 | 13.9 |
| 23 | 1264 | 1778 | 620 | 370 | 240 | 180 | . 71 | 2. | 3.4 | 5.3 | 7. |
|  | 1893 | 1500 | 580 | 285 | 230 | 190 | 1.3 | 3.3 | 6.6 | 8.2 | 10. |
|  | 2524 | 1710 | 540 | 340 | 240 | 180 | 1.5 | 4.7 | 7.4 | 10.5 | 14. |


| F | fc | $\mathrm{BN}_{1}$ | $\mathrm{SH}_{2}$ | $\mathrm{EN}_{3}$ | $5_{4}$ | $\mathrm{BN}_{5}$ | Q ${ }_{1}$ | $Q_{2}$ | $Q_{3}$ | Q 4 | $Q_{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 24 | 1355 | 2060 | 660 | 435 | 290 | 210 | . 66 | 2.1 | 3.1 | 4.7 | 6.5 |
|  | 2032 | 2090 | 550 | 440 | 280 | 215 | . 97 | 3.7 | 4.6 | 7.3 | 9.5 |
|  | 2710 | 2090 | 650 | 440 | 300 | 230 | 1.3 | 4.2 | 6.2 | 9. | 11.8 |
| 25 | 1450 | 1920 | 725 | 460 | 300 | 220 | . 76 | 2. | 3.2 | 4.8 | 6.6 |
|  | 2200 | 2420 | 770 | 500 | 310 | 220 | .91 | 2.9 | 4.4 | 7.4 | 10. |
|  | 2900 | 2280 | 740 | 420 | 290 | 200 | 1.3 | 3.9 | 6.9 | 10. | 14.5 |
| 26 | 1570 | 2070 | 780 | 480 | 305 | 200 | . 76 | 2. | 3.3 | 5.2 | 7.8 |
|  | 2324 | 2510 | 750 | 490 | 340 | 240 | . 93 | 3.1 | 4.8 | 6.9 | 9.7 |
|  | 3098 | 2370 | 650 | 460 | 300 | 230 | 1.3 | 4.8 | 7. | 10.3 | 13.4 |
| 27 | 1660 | 2040 | 780 | 500 | 330 | 240 | . 81 | 2.1 | 3.3 | 5. | 6.9 |
|  | 2500 | 2710 | 740 | 470 | 300 | 230 | . 92 | 3.4 | 5.3 | 8.3 | 10.2 |
|  | 3296 | 2560 | 810 | 490 | 320 | 240 | 1.3 | 4.1 | 6.7 | 10.3 | 13.7 |
| 28 | 1763 | 2200 | 845 | 560 | 340 | 250 | . 8 | 2.1 | 3.1 | 5.2 | 7.1 |
|  | 2645 | 3160 | 870 | 560 | 390 | 280 | . 84 | 3. | 4.7 | 6.8 | 9.4 |
|  | 3526 | 3210 | 870 | 520 | 360 | 260 | 1.1 | 4. | 6.8 | 9.8 | 13.5 |
| 29 | 1879 | 2460 | 895 | 535 | 360 | 260 | .76 | 2.1 | 3.5 | 5.2 | 7.2 |
|  | 2818 | 3350 | 980 | 590 | 390 | 250 | . 84 | 2.9 | 4.8 | 7.2 | 11.3 |
|  | 3758 | 2650 | 870 | 58 C | 360 | 260 | 1.4 | 4.3 | 6.5 | 10.4 | 14.4 |
| 30 | 1998 | 2610 | 1060 | 600 | 380 | 280 | . 77 | 1.9 | 3.3 | 5.3 | 7.2 |
|  | 2999 | 3530 | 1080 | 590 | 400 | 270 | . 85 | 2.8 | 5.1 | 7.5 | 11.1 |
|  | 3996 | 2790 | 850 | 580 | 380 | 290 | 1.4 | 4.7 | 6.9 | 10.5 | 13.8 |
| 31 | 2125 | 3040 | 1080 | 64.5 | 430 | 300 | - 7 | 2. | $\therefore 3$ | 5. | 7.1 |
|  | 3187 | 3290 | 1070 | 630 | 440 | 320 | . 97 | 3. | 5.1 | 7.2 | 10. |
|  | 4250 | 3340 | 1040 | 670 | 420 | 300 | 1.3 | 4.1 | 6.3 | 10.1 | 14.1 |
| 32 | 2257 | 3140 | 1160 | 690 | 450 | 300 | . 72 | 1.9 | 3.3 | 5. | 7.5 |
|  | 3385 | 3360 | 1110 | 690 | 450 | 310 | 1. | 3. | 4.9 | 7.5 | 10.9 |
|  | 4515 | 3410 | 1170 | 670 | 440 | 330 | 1.3 | 3.8 | 6.7 | 10.2 | 13.7 |
| 33 | 2396 | 3240 | 1170 | 740 | 470 | 330 | . 74 | 2. | 3.2 | 5.1 | 7.3 |
|  | 3594 | 3690 | 1160 | 700 | 470 | 340 | . 98 | 3.1 | 5.1 | 7.7 | 10.6 |
|  | 4792 | 3690 | 1130 | 700 | 450 | 340 | 1.3 | 4.2 | 6.9 | 10.6 | 14.1 |
| 34 | 2540 | 4030 | 1350 | 760 | 490 | 330 | . 63 | 1.9 | 3.3 | 5.2 | 7.7 |
|  | 3810 | 3710 | 1170 | 740 | 490 | 360 | 1. | 3.2 | 5.2 | 7.8 | 10.6 |
|  | 4960 | 3770 | 1100 | 730 | 480 | 340 | 1.3 | 4.5 | 6.8 | 10.3 | 14.6 |
| 35 | 2691 | 4220 | 1220 | 790 | 510 | 340 | . 64 | 2.2 | 3.3 | 5.3 | 7.9 |
|  | 4037 | 4440 | 1290 | 790 | 520 | 360 | . 91 | 3.1 | 5.1 | 7.8 | 11.2 |
|  | 5382 | 4100 | 1270 | 790 | 530 | 340 | 1.3 | 4.2 | 6.8 | 10.1 | 15.8 |


| F | $f=$ | $\mathrm{BW}_{1}$ | $\mathrm{BW}_{2}$ | $\mathrm{BH}_{3}$ | $3 \mathrm{~W}_{4}$ | $\mathrm{BW}_{5}$ | $Q_{1}$ | $Q_{2}$ | $Q_{3}$ | $Q_{4}$ | $Q_{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 36 | 2857 | 4235 | 1430 | 850 | 560 | 380 | . 68 | 2. | 3.4 | 5.1 | 7.5 |
|  | 4285 | 5020 | 1550 | 930 | 610 | 450 | . 85 | 2.8 | 4.6 | 7. | 9.5 |
|  | 5730 | 3820 | 1340 | 880 | 520 | 380 | 1.5 | 4.3 | 7. | 11. | 15. |
| 37 | 3017 | 4560 | 1425 | 980 | 570 | 390 | . 66 | 2.1 | 3.1 | 5.3 | 7.7 |
|  | 4525 | 5370 | 1570 | 950 | 600 | 430 | . 84 | 2.9 | 4.8 | 7.5 | 10.5 |
|  | 6090 | 4370 | 1385 | 820 | 560 | 390 | 1.4 | 4.4 | 7.4 | 10.8 | 15.5 |
| 38 | 3191 | 5160 | 1500 | 930 | 580 | 420 | $\cdot 7$ | 2.1 | 3.4 | 5.5 | 7.6 |
|  | 4787 | 5470 | 1540 | 890 | 580 | 400 | . 88 | 3.1 | 5.4 | 8.3 | 12. |
|  | 6382 | 4570 | 1490 | 870 | 590 | 430 | 1.4 | 4.3 | 7.3 | 10.8 | 14.8 |
| 39 | 3374 | 4625 | 1570 | 1040 | 690 | 500 | . 73 | 2.1 | 3.2 | 4.9 | 6.8 |
|  | 5061 | 5920 | 1600 | 1000 | 700 | 490 | . 86 | 3.2 | 5.1 | 7.2 | 10.3 |
|  | $6748$ | 4800 | 1620 | 1000 | 690 | 500 | 1.4 | 4.2 | 6.7 | 9.8 | 13.5 |
| 40 | 3564 | 5130 | 1550 | 1060 | 700 | 505 | $\cdot 7$ | 2.3 | 3.4 | 5.1 | 7.1 |
|  | 5346 | 6290 | 1760 | 1060 | 760 | 540 | . 85 | 3. | 5. | 7. | 9.9 |
|  | 7128 | 5510 | 1800 | 1070 | 710 | 530 | 1.3 | , | 6.7 | 10. | 13.4 |
| 41 | 3764 | 6040 | 1860 | 1150 | 800 | 540 | . 62 | 2. | 3.3 | 4.7 | 7. |
|  | 5646 | 4670 | 1840 | 1110 | 760 | 450 | 1.2 | 3.1 | 5.1 | 7.4 | 12.5 |
|  | 7450 | 5200 | 1850 | 1190 | 750 | 580 | 1.4 | 4. | 6.3 | 9.9 | 12.8 |
| 42 | 4000 | 5280 | 2060 | 1270 | 800 | 570 | . 76 | 1.9 | 3.2 | 5. | . |
|  | 5963 | 4950 | 1900 | 1230 | 790 | 580 | 1.2 | 3.1 | 4.8 | 7.6 | 10.3 |
|  | 8100 | 6700 | 1400 | 740 | 580 | 420 | 1.2 | 5.8 | 11. | 14. | 19.3 |
| 43 | 4220 | 6260 | 2150 | 1290 | 840 | 590 | . 67 | 2. | 3.3 | 5. | 7.2 |
|  | 6290 | 6330 | 1950 | 1260 | 840 | 600 | . 94 | 3.2 | 5. | 7.5 | 10.4 |
|  | 8386 | 6300 | 2070 | 1300 | 840 | 600 | 1.3 | 4.1 | 6.4 | 10. | 14. |
| 44 |  | 7070 | 2160 | 1360 | 890 | 610 | . 63 | 2.1 | 3.3 | 5. | 7.3 |
|  | 6636 | 6875 | 2000 | 1250 | 850 | 640 | . 96 | 3.3 | 5.3 | 7.8 | 10.2 |
|  | 8848 | 6380 | 2000 | 1300 | 820 | 680 | 1.3 | 4.2 | 6.5 | 10.2 | 12.5 |
| 45 | 4660 | 6450 | 2310 | 1430 | 920 | 670 | . 72 | 2. | 3.3 | 5.1 | 7. |
|  | 7090 | 7440 | 2110 | 1350 | 880 | 630 | . 95 | 3.4 | 5.2 | 8.1 | 11.2 |
|  | 9220 | 6970 | 2120 | 1330 | 900 | 650 | 1.3 | 4.3 | 6.9 | 10.1 | 14.2 |

Figure 1.5.6 Audio Filter Performance Chart
$\begin{array}{llllllllll}\text { Type Filter } & \mathrm{L} & \mathrm{Fc} & \mathrm{C} & \mathrm{R}_{\mathrm{p}} & \mathrm{R}_{1} & R_{3} & R_{5} & R_{8} & R_{12}\end{array}$


| MQL-1 | 1 | 10 | $\begin{aligned} & 31.6 \\ & 47.5 \\ & 63.2 \end{aligned}$ | $\begin{aligned} & 2.53 \\ & 1.12 \\ & .640 \end{aligned}$ | 29.4 | 298. | 910 | 500 | 275 | 148 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2 | 10 | $\begin{array}{r} 65 \\ 96 \\ 128 \end{array}$ | $\begin{aligned} & .625 \\ & .275 \\ & .255 \end{aligned}$ | 81 | 6550 | 1870 | 1020 | 560 | 303 |
|  | 3 | 10 | $\begin{aligned} & 100 \\ & 149 \\ & 200 \end{aligned}$ | $\begin{aligned} & .252 \\ & .212 \\ & .063 \end{aligned}$ | 103 | 10800 | 2970 | 1610 | 870 | 470 |
|  | 4 | 10 | $\begin{aligned} & 135 \\ & 202 \\ & 270 \end{aligned}$ | $\begin{aligned} & .140 \\ & .063 \\ & .035 \end{aligned}$ | 164 | 15000 | 4150 | 2320 | 1190 | 640 |
| M2L-0 | 5 | 1 | $\begin{aligned} & 173 \\ & 259 \\ & 346 \end{aligned}$ | $\begin{aligned} & .840 \\ & .376 \\ & .212 \end{aligned}$ | 14.4 | 1620 | 500 | 275 | 150 | 80 |
|  | 6 | 1 | $\begin{aligned} & 212 \\ & 318 \\ & 424 \end{aligned}$ | $\begin{aligned} & .560 \\ & .248 \\ & .140 \end{aligned}$ | 16.7 | 2010 | 607 | 335 | 183 | 100 |
|  | 7 | 1 | $\begin{aligned} & 254 \\ & 381 \\ & 508 \end{aligned}$ | $\begin{aligned} & .392 \\ & .176 \\ & .100 \end{aligned}$ | 11 | 2420 | 730 | 403 | 221 | 120 |

$\begin{array}{llllllllllll}\text { MQB-6 } & 8 & 1 & 297 & .288 \\ & & & 445 & .128 & 62.5 & 2850 & 845 & 466 & 256 & 137\end{array}$ 594.072
$\begin{array}{llll}9 & 1 & 343 & .216\end{array}$ $\begin{array}{llllllll}514 & .096 & 74 & 3331 & 935 & 540 & 293 & 162 \\ 686 & .054 & & & & & & \end{array}$ $\begin{array}{lllllllll}10 & 1 & 390 & .168 & & & & & \\ & 585 & .074 & 87 & 3800 & 1130 & 613 & 337 & 183 \\ & 780 & .042\end{array}$
$\begin{array}{llllllllll}11 & 1 & 439 & .131 & & & & & & \\ & & 659 & .0584 & 101 & 4305 & 1265 & 705 & 381 & 210 \\ & 878 & .0328 & & & & & & & \end{array}$

Trpe Filter $\begin{gathered}\mathrm{L} \\ \text { (hys) }\end{gathered} \quad \begin{gathered}\mathrm{Fc} \\ (\mathrm{cps})\end{gathered} \quad \mathrm{C} \quad \mathrm{R}_{\mathrm{p}} \quad \mathrm{R}_{1} \quad \mathrm{R}_{3} \quad \mathrm{R}_{5} \quad \mathrm{R}_{8} \quad \mathrm{R}_{12}$
$\begin{array}{lllllllllll}\text { MQL-12 } & 12 & 1 & 492 & .103 \\ & & 745 & \begin{array}{lllllll}.0456 & 64 & 4930 & 1440 & 795 & 430 & 234 \\ & & 984 & .0261\end{array} & & & & & & \end{array}$


| 15 | 1 | 667 | .058 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 1000 | .0253 | 91 | 6350 | 1945 | 1065 | 573 | 314 |
|  | 1334 | .0142 |  |  |  |  |  |  |


$\begin{array}{llllllllll}18 & 1 & 866 & .0339 & & & & & & \\ & & 1298 & .0150 & 160 & 9235 & 2570 & 1396 & 759 & 411\end{array}$ 1732.0085 (
$\begin{array}{llllllllll}19 & 1 & 938 & .0288 & & & & & & \\ & & 1406 & .0128 & 184 & 10140 & 2785 & 1513 & 823 & 446\end{array}$ 1876 . 0072
$\begin{array}{llllllllll}20 & 1 & 1014 & .0247 \\ & 1520 & .0109 & 208 & 11130 & 3022 & 1640 & 891 & 483\end{array}$ 2028 . 0062
$21 \begin{array}{lllllllll}1092 & 1 & .0212 \\ & 1638 & .00942 & 232 & 12200 & 3290 & 1770 & 960 & 520 \\ & 2184 & .00531\end{array}$
2211164 . 018
$\begin{array}{llllllll}1746 & .0083 & 254 & 13100 & 3508 & 1890 & 1020 & 555\end{array}$ 2328.00457
$\begin{array}{lllllllll}23 & 1 & 1264 & .0158 \\ 1893 & .00687 \\ & & 2524 & .00397\end{array} \quad \begin{array}{llllll}14600 & 3830 & 2050 & 1100 & 650\end{array}$ 2524.00397

Type Filter $\underset{\text { (hys) }}{\mathrm{L}} \quad \underset{(\mathrm{cps})}{\mathrm{Fc}} \quad \mathrm{C} \quad \mathrm{R}_{\mathrm{p}} \quad \mathrm{R}_{1} \quad \mathrm{R}_{3} \quad \mathrm{R}_{5} \quad \mathrm{R}_{8} \quad \mathrm{R}_{12}$


| 26 | .3 | 1549 | .0352 |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 3324 | .0156 | 111 | 4580 | 1340 | 740 | 400 | 215 |
|  | 3098 | .0088 |  |  |  |  |  |  |  |


| 27 | .3 | 1648 | .0310 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 2472 | .0137 | 119 | 4900 | 1420 | 785 | 425 | 230 |
|  | 3296 | .00775 |  |  |  |  |  |  |


| 28 | .3 | 1763 .0271     <br> 2645 .0121 130 5300 1520 850 <br> 3526 .00687     | 460 | 250 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 29 | .3 | 1879 .0239     <br> 2818 .0106 138 5670 1630 900 | 490 | 260 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 3758 | .00598 |  |  |  | 3758 . 00598

$\begin{array}{llllllllll}30 & .3 & 1998 & .0211 & & & & & & \\ & 2999 & .0094 & 149 & 6100 & 1730 & 960 & 525 & 280\end{array}$ 3996 . 0053
$\begin{array}{lllllllll}31 & .3 & \begin{array}{llllll}2125 & .0187 \\ 3187 & .0083 \\ 4250 & .00467\end{array} & 165 & 6640 & 1910 & 1000 & 560 & 300\end{array}$

| 32 | .3 | 2257 | .0166 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 3385 | .00735 | 170 | 6980 | 1990 | 1080 | 600 | 320 |
|  | 4515 | .00414 |  |  |  |  |  |  |


| 33 | .3 | 2396 | .0147 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 3594 | .00652 | 182 | 7450 | 2110 | 1150 | 625 | 340 |
|  | 4792 | .00369 |  |  |  |  |  |  |

$\begin{array}{lllllllll}34 & .3 & \begin{array}{llllll}2540 & .0131 & & & & \\ & 3810 & .00581 & 192 & 7970 & 2240\end{array} & 1220 & 675 & 365 \\ 5080 & .00339\end{array}$
$\begin{array}{lllllllll}35 & .3 & 2691 & .0117 \\ & 4037 & .00519 & 205 & 8600 & 2340 & 1300 & 720 & 390 \\ & 5382 & .00292\end{array}$


### 1.6 Audio Filter Amplifier

Dwg. No. 4.2.1 Filter Amplifier and Log Converter

The filter amplifier (fig. 1.6.1) consists of five transistors numbered Q1 through Q5. Q1 and Q2 are cascaded emitter followers providing a high impedance ( $54 \mathrm{~K} \Omega$ ) input to the signal from the audio filters (section 1.5 ). Q3 is a high gain ( 20 db ) class $A$ amplifier feeding into emitter follower Q4, which in turn drives the power output stage Q5. Q5 is also operating under class $A$ conditions, but in order to obtain a flat frequency response ( 3 dbs down from 30 cps to 15 Kcps ) with a low price transformer, it incorporates a feedback loop from the secondary of Tl to the base of Q 4 .

The output of $T 1$ is rectified by a full wave bridge rectifier, and filtered through CHI, C11, and C12. In order to keep the signal frequency ripple below 5\% ( 5 V . at 100V.) choke CHl and filter capacitor Cl2 are required in the twelve low frequency amplifiers. More smoothing would interfere with the speed of response.

A tap between R21 and R22 is available in order to monitor the output of the filters at the control room oscilloscope. At this point the impedance level is fairly low (about $1000 \Omega$ ), so the loading effect of the shielded cable ( $240 \mathrm{~K} \Omega$ per foot at $10,000 \mathrm{cps}$ ) is negligible.

Gain set R21 should be adjusted to obtain 100 V.D.C. at the input to the $\log$ converters (amplifier side of R33) for 100 mv . p.t.p. input to the amplifier.
$\stackrel{\circ}{i}$


### 1.7 Logarithmic Converters and Reference Supplies Dwg. No. 4.2.1 Filter Amplifier and Log Converter <br> 4.2.3 Voltage Regulator Assembly

The log converter (fig. 1.7.1) is a resistor-diode network whose transfer function approximates a logarithmic curve by means of straight line segments. The logarithmic conversion allows the association units to pay attention only to the ratios of the amplitudes of the various frequency components - a very useful form of amplitude normalization.

The particular function to be approximated, $y=3 \log _{10} x$, was chosen because its realization yields practicable voltage and impedance levels. The ideal curve, and the input-output curve of a typical log conversion unit, are shown on figure 1.7.2.

The reference supply voltages represent the $y$-intercepts of the straight line segments. These voltages are accurately maintained by the log converter voltage regulators at the following values:

| V.R. no. 1 | at | 1.2 Volts |
| :--- | :--- | :--- | :--- |
| V.R. no. 2 | at | 2.3 Volts |
| V.R. no. 3 | at | 3.3 Volts |
| V.R. no. 4 | at | 4.3 Volts |

Each of the four log converter regulators is a three transistor circuit, as shown on figure 1.7.3. Q3 is part of the primary feedback loop through R39 and diodes CR8; it acts as a comparison amplifier feeding the cascaded emitter followers Q1 and Q2. R30, R31, and the Zener diode CR7 form the secondary feedback network (the preregulator), and also serve to reduce the ripple current.

Voltage set R39 should not be adjusted to obtain an output more than $20 \%$ larger than the nominal value.

A quick check on the frequency channels may be performed as follows: set the input voltage to the audio amplifier at 100 mv p.t.p. Then the input to the $\log$ converters should be exactly 100 V , and the output $6 \mathrm{~V} . \mathrm{D} . \mathrm{C}$.


FIG.1.7.1: LOGARITHMIC CONVERTER



### 1.8 Plugboard No. 1

Plugboard No. 1 links the outputs of the logarithmic converters to the inputs of the differential amplifiers. Different arrangements on the plugboard correspond to the extraction of different "local" and "global" properties of the frequency-amplitude profile. In general, comparison of the outputs of narrow band filters will yield information about the local features, while the broadband filters and the amplitude monitoring channels will project tonal quality, inflexion pattern, and other global features.

Although the output of each frequency channel is available on eight hubs, no more than four differential amplifiers should be connected to a single one of these channels. The input impedance of the differential amplifier (section 4.5) is of the order of 150 Kohms, and to avoid distortion, the parallel combination of these input impedances should remain small compared to the 15 K output impedance of the logarithmic converters.

The logarithmic converters associated with the two amplitude channels have a lower output impedance, and these may be loaded by up to ten differential amplifiers.

The upper row of hubs on the red section of the panel represents the "A" inputs of the differential amplifiers, and the lower row represents the "B" inputs.

### 1.9 Differential Amplifier

## Dwg. No. 4.3 Differential Amplifier and Sensory Threshold 10.1 Differential Amplifier (Printed Cct. Leyout)

The differential amplifier amplifying the algebraic difference between the outputs of two logarithmic converters, the $A_{1}$ - unit threshold settings, and the gates channelling trigger pulses to the delay chains, are all combined on one card. The circuit is displayed in fig. 1.9.1.

In order to minimize loading on the log units (section 1.7 ), the input is accepted on either side through a 50 K resistor feeding two transistor cascaded direct current emitter followers. The difference amplitude, available between the two emitters, provides the emitter-base bias of two gate transistors used in the ungrounded common base configuration. * The gate transistors are capacitor coupled through the collector to the Trigger Generator (section 1.11), and through the emitter to the base of the output transistors.

The gates are operated under class A conditions, so that the 1000 cps square wave current through them is proportional to the bias, and hence to the voltage difference between the $A$ input and the $B$ input. Note that one of these transistors is always cut off, depending on whether $A$ is bigger than $B$, or B bigger than $A$.

The output transistors are operated in the Class $C$ moaie, so that either there is a square wave output big enough to trigger the first multivibrator in the delay chain, or there is no output. The threshold at which each output transistor will fire is independently adjustable on a front panel potentiometer. Thus a certain threshold may be set at which A-B will fire a delay chain, and a different threshold at which B-A will fire another delay chain. The thresholds may be varied to correspond to a filter output amplitude difference of $20 \%$ to infinity. The collectors of the output transistors are available on plugboard number 1 (section 1.8).

[^1]FIG. 1.9.1: DIFFERENTIAL AMPLIFIER

\[

$$
\begin{array}{ll}
\text { 1.10 Gensory Delays } \\
\text { DwE. No. } 4.4 & \text { Delay Multivibrators and Drivers } \\
10.2 & \begin{array}{l}
\text { Multiviorator Driver Connections } \\
\text { (Printed Cct. Layout) }
\end{array} \\
4.8 & \text { Delay Wiring Diagram - Rack No. } 3
\end{array}
$$
\]

The delay system contains eichty chains of twenty maltivibrators each. Each maltivibrator consists of a three transistor 'single shot' and a driver (fig. 1.10.1). Whenever the threshold of the differential amplifier (section 1.9) to which a particular delay chain is connected is exceeded, the first 'monoflop' is triggered by the falling edge of the first of the 1000 pps pulses which is passed through the gate. Thus firing is guaranteed within no more than 1 msec . of the time the threshold is exceeded,

The single shots may be set by means of front panel potentiometers to yield delays of about 8 msec to 150 msec each. The recovery time varies between 1 msec and 3 msec depending on the delay settings. The outputs of the drivers ( +10 V in the quiescent state, -10 V in the triggered state) are available at Plugboard No. 2. In addition, the last multivibrator in each chain triggers a lamp driver in the control booth (section 4.5).

Transistors $Q_{1}$ and $Q_{2}$ in the delay mitivibrator are normally off, transistor $Q_{3}$ is normally on. $Q_{2} i s$ just an emitter follower; it is needed to lower the output impedance of $Q_{l}$, for fastcr recovery time, and to decrease the fall time of the output (chis falling edge tricgers the next delay in the chain). The delay is approximately equal to $07\left(R_{7}+R_{8}\right) \cdot C_{3}$. In order that the activity of the deiays in a chain may be truly representative of the time dependence of the input, it is necessary to set the delay of the iirst single shot a little longer than that of the others in the chain. To this end, the first single shot is provided with a 10 fdinstead of an 8 cd capacitor.

The delay multivibrators are very sensitive to noise spikes in the power buses, especially in the -20 V . line. In order to avoid parasitic triggering, two 500 fd capacitors are hung on each delay board, about half way through the chain.


$\overline{0 z+}$
1.11 Trigeer Generator

Dwg. No. 8.3 Trigger Generator

The trigger generator (fig. i.11.1) provides the sensory delay chains (section 4.6) with negative trigger pulses through the differential amplifiers (section 4.5). Thus the output of the trigger generator is fed simultaneously to all the differential amplifiers, but trigger pulses will be allowed through only to selected multivibrator channels, depending on the direct current input to the differential amplifiers.

The trigger generator, which shares a chassis with the reinforcement pulse generator (section 3.7), consists of six transistors, numbered Ql through Q6. Q1 and Q2 form a 1 Kcs free running multivibrator feeding into emitter follower Q3 and saturated amplifier Q4. Q4 drives emitter follower Q5, whose output amplitude may be varied by R14. Q5, in turn, drives emitter follower power output Q6, which is capable of delivering 1.5 A p.t.p. square wave into a 10 ohm load continuously.

The amplitude adjustment should be set in such a way that, with all the differential pulse gates connected, if the inputs to a test amplifier are balanced, and both thresholds are set to the minimam value, both outputs should be just on the point of triggering the connected multivibrator chains.

FIG.1.11.1: TRIGGER GENERATOR (IK.C.)

### 2.0 Introduction

The input to each $A^{(2)}$ unit (referred to henceforward as the A-unit) may consist of up to twenty delay multivibretor signals. Plugboard no. l permits the arbitrary assignment of positive or negative signs to these signals.

The A-unit itself comprises a differential amplifier, an adjustable threshold, a variable pulse stretcher, and a carrier gate (see below). The role of the pulse stretcher is to smooth the sum of input signals to the R-units. The A-unit outputs are accumulsted by an activity indicator, which displays the level of A-unit activity throughout a word on the CRT in the control room.

The memory consists of 12,000 tape wound cores, arranged in a 12 by 1000 matrix, as shown in figure 2.O.1. When the threshold of an A-unit is exceeded by the algebraic sum of the signals from the delay multivibrators to which it is connected, it opens a carriaz gate, permitting a 100 Kc signal to pass through the drive winding of the twelve cores to which it is connected. The active cores generate a 200 Kc signal (second harmonic) proportional to the stored setting (renaneat flux) The algebraic sum (phase reversal denotes sign reversal) of the signs? generated in the sense winding (which corresponds to one column of the matrix, is extracted from the carrier fundamental at the R-unit, where it now determines the state of the output flip-flop. The sense winding also serves to increment and decrement the stored flux (by means of pulses), and for erasure.

The R-unit amplifier can be cut off by the response freezing signal from a word termination detector to prevent further changes in the state of the R-unit after an input message has been completed. Precautions are also taken to minimize the effect of noise by ensuring thst the R-unit will change its state only if the change in the input is greater than a preset amount. Both the input and output of the R-unit may be monitored in the control room, and the latter is also printed by the automatic typewriter after each word.



Reinforcement is generally performed by an error correction procedure, which requires that the desired response be available in the machine before a word is presented. Depending on the setting of the relay stcring the Iesired response, a "wrong" R-unit will open a positive pulse gate or a negative pulse gate, channelling the appropriate write pulses to the cores associated with it. The reinforcement pulse generator, which provides the necessary write pulses, is turned on only during the period for which reinforcement is permitted, as scheduled by the word termination detector. This period will generally be set for a few milliseconds during which the entire word is "in register", and overlapping the instant at which the response state is frozen. Provision is also made (through the reinforcement overshoot control) to briefly continue reinforcement after the R-unit has reached the correct state, in order to stabilize the correct response.

In summary, the incrementing or decrementing of the flux level of a single core is determined by: 1) the activity state of the A-unit to which its drive winding is connected; 2) the algebraic sum of the inputs to the R-unit to which its sense-write winding is connected; 3) the absolute amplitude of the input to this same R-unit; and 4) the time elapsed since the word has fully entered the delay chains.

### 2.1 Plugboard No. 2

Dwg. No. 5.1 (S-P wiring diagram) Rack and Connector Layout 8.6.5 (P-A wiring diagram) Rack and Connector Layout

The main plugboard (P.B. no. 2 on Dwg. No. l.2) is mounted on five racks bolted side by side. On the front of each rack there are six 1600 hub panels (black) and five 800 kub panels (black and yellow).

The 1600 hub panels are wired in parallel with each other and with a similar panel at the base of the rear of each rack. Parallel wiring here denotes that corresponding points are wired together. The rear panels are in turn wired in parallel with each other and with a 1600 hub (really two panels totalling 1600 hubs) clip-on terminal block set on the back of rack no. 4. Each of the 1600 terminal block points is connected to the output of one of the sensory delay drivers. Thus the thirty black panels on the plug board represent the same 1600 driver outputs repeated over and over.

The smaller panels represent excitatory (yellow) and inhibitory (black) inputs to the 1000 A-units. Each column of 10 hubs is either the excitatory or the inhibitory input to an A-unit. Isolating resistors (adding resistors in lab parlance) are mounted on the backs of the A-panels. About 1000 of the 20,000 resistors in the plugboard were tested; the resistances were found to average $19.4 K \Omega$, with a standard deviation of $0.4 K \Omega$. The connections to the A-unit racks are wired through multiple plugs and sockets (one set per panel) through overhead cables from the common terminals of the isolating resistor sets.

To establish an S-A connection, one simply selects a free hub in the appropriate black or yellow column, and runs a double male connector to the correct sensory point of the nearest S-panel. The parallel panel organization was devised after consideration of the possibility of extending the chain-wiring method of establishing connections (used in Mark I) to a $1600 \times 2000$ matrix with up to twenty connections per A-unit and thirty per S-unit. It is expected that the normal connection density will be only a fraction of the permissible density.

Since there are 48,000 s-point terminations, the probability of wiring errors in the construction of the plug-board is by no means megligible. It is
therefore necessary to test eanh nub for proper connection to its S-line, i.e. to check whether the corresponding thirty points, and only the corresponding thirty points are conrected together.

In general, the most time consumine portion of the testing procedure is the continuity check. An arbitrary psnel is chosen, and a continuity check is performed between eaci hub cri that panel, and the corresponding hubs on every other panei. The size of tre plug zoard justified the construction of equipment designed to test several connections simultanecusly. A schematic diagram of the S-unit contimuity tester is snown on figure 2.1.1.

When the moving contacts of the stepping relay (wiper contacts) "find" a continuous circuit, i.e. there is continuity between the pair of hubs under test, the relay coil is actuated and the wiper moves to the next contact pair. When the relay encounters an open circuit, its coil is not supplied with power and thus it cannot advance beyond the open circuit without depression of the manual "override" button. An quxiliary set of relay contacts lights a set of numbered pilot lamps to indicate the position of the wiper contacts and localize possible wiring errors.

Connections are tested for contimuity in groups of twenty-five. The procedure is as follows. Insert the malti-pin plugs into corresponding blocks of hubs and press the white push tutton on either plug. The button is only effective in starting a test, it will have no effect at any other time. The stepping switch now proceeds to test each pair of terminals, advancing until it either finds an open circuit on reackes the last circuit to be tested. In the latter case, a tone is heard signaling the end of the test (an audio oscillator and a speaker are connected througn the last circuit). The operator will undoubtedly encounter some difficuity in inserting the malti-pin plug. An open circuit indication is, in fact, most of ten caused by poor contact at the plug, which in no way reflects on the panel wiring. Working the plug up and down usually completes the circuit; if the panel wiring is truly faulty, nothing short of the manual override, effested through the "single step" switch on top of the chassis, will continue the test. The single step switch should be used only to skip over a connection which has been recorded as faulty. The "full reset" switch connects the puise circuit to the stepper, and advances the

contacts to the last position, ready for a new start.
The circuit ilagram of the continuity tester is shown in detail on figure 2.1.2. Note that since the steprer has only twenty positions, five pairs of circuits must be tested simultareously (i.e., in series). The probability that a wiring error will be overlooked by this scheme is slight, since the five pairs so tested are not adjarent to one another.

Caution should $b e$ exercised in connecting the $221 / 2 \mathrm{~V}$. and the 6 V . batteries with the correct polarities.

The resistor-diode combination in parallel with the relay coil prevents inductive spikes from destrcying the transistor. The frequency of stepping is determined by the resistor; the higher the resistance, the quicker the action.

To test the S-panels for shorts, all 1600 S-points are shorted through standard front panel patch cords. To test ary S-line, the appropriate patch cord is removed, and the S-line is tested for a short to ground; this test will of course also reveal a short to any of the other S-lines. If the line is found to be shorted, the patch cord is reconnected, so that one of the subsequent tests may reveal to which S-line it is shorted. If the line is "clear", it is not re-grounded, and plays no further role in the testing proceaure, which continues until all patchcords have been removed.

A piece of equipment was also sonstructed to check the A-board to plug board connections. Its princigal element is a set of eighty leaf-spring single pole single throw switches which may be operated in the single throw double pole mode by pressing a conducting prone against the spring leaf to hold it away from one one of tire contacts.

The eighty switch blades are connected, for testing purposes, to all eighty conductors of an A-cable through a plug matching the terminal blocks in the A-unit cabinets. The moveable end of each switch leaf normally rests against a ground bus. The tester itself consists of an aujio oscillator (and amplifier) and a speaker connected in series between two probes. One of the probes is clipped on the plugboard end of the wire being tested, while the other probe is insertsd into the appropriate hole in the switch board. If the wire is open, no

sound will be heard because the connection is not completed, while if the wire is shorted to ground (either directly, or through one of the other wires) then no sound will be heard because the oscillator is shorted out. If the connections to the resistors need also be tested, then the first probe should be inserted into each of the A-unit hubs on the front panel instead of being clipped to the common point of the isolating resistors. A schematic diagram of the test jig is show on figure 2.1.3.

The construction of the plugboard, with the attendant wiring, is easily the most expensive single item in the machine. The reader who is offended by the high price, lack of reliability, extensive set-up time, and general clumsiness of the arrangement is invited to contribute ideas towards superior implementations of fixed consections.



### 2.2 The A-unit

Dwg. No. 6.1.1 A-unit and Gate

The inputs to the A-unit consist of the +10 V to -10 V pulse outputs of the sensory delay drivers (section 1.10 ) which are conveniently available on plugboard no. 2. The $20 \mathrm{~K} \Omega$ resistors imbedded in this plugboard are part of the summing network: they permit the algebraic addition of up to twenty identical signals, some of which are arbitrarily considered positive, and some nege.tive.

The purpose of the circuit is to turn on a carrier gate when the number of excitatiory inputs (signals assigned positive sign) exceeds the number of inhibitory signals (signals assigned negative sign) by a preset threshold, and to keep the gate turned on for an additional, manually set interval beyond the period during which the threshold is exceeded.

Ten A-units are mounted on each printed circuit card. The thresholds are individually adjustable from about $1 / 2$ to 10 bj means of edge mounted potentiometers, and the stretch times may be varied from 5 msec to 125 msec in the same manner. The front row of pots controls the thresholds, and the back row, the stretch times.

The A-unit operates as follows. Q1 and Q2 (figure 2.2.1) constitute the actual decision circuit. While the configuration resembles that of a difference amplifier, Q1 really operates as an emitter follower whose output determines at what base voltage Q2 will switch. Inhibitory inputs tend to drive the emitter of Q1, and therefore that of Q2, negative, resulting in Q2 being cut off unless the excitatory inputs generate a corresponding negative voltage at the base of Q2. The threshold pot, linking the base of Q1 to a negative supply, is equivalent to a variable amplitude negative input. Note that for maximum accuracy, the current summing resistors $R_{2}$ and $R_{7}$ must be matched to within $1 \%$.

Due to the $5 \%$ tolerance on the isolation resistors (the cost of 20,000 precision resistors would have been prohibitive), switching at precisely the correct number of excess excitatory inputs cannot be guaranteed when the number of competing excitatory and inhibitory signals (including the threshold) exceeds about 10. This is not, however, likely to be detrimental to the operation of
LINN-V $3 H 1: 1 \circ z$ Z IN


the machine, since the R-units are sensitive only to root mean square fluctuations.
Q3 serves mainly as a buffer for Q2, which cannot be heavily loaded without affecting the clean switching action. Q4 turns off when Q2 and Q3 turn on, but time constant circuit $P_{9} C_{1}$ prevents it from turning on again until some time after Q2 and Q3 have turned off.

Q5 is a power amplifier for gate Q6. In order to ensure that Q6 will operate as a bidirectional gate, passing boti halves of a sine wave current, it must be generously overdriven; hence the need for a separate driver. The cost of the extra 2 N 1404 is still considerably lower than that of a genuine bidirectional transistor. Q6 operates at a gain of about 2.5, in both forward and reverse directions.

The variable air gap sapacitors must be tuned before the A-unit board is inserted into its frame. Grounding the excitatory input, with the threshold pot set for a minimum, suffices to turn the A-unit on. For tuning, proceed as follows. Connect the $100 \mathrm{Kc} / \mathrm{s}$ carrier at 20 or $2.5 \mathrm{p}-\mathrm{t}-\mathrm{p}$ amplitude, and 10 "typical" 12 core assemblies, to the appropriate pins. Monitor the current with a current probe at the wires connecting the $A$-boards and the core boards. Then adjust each capacitor in turn until the current is a maximum in all ten wires. These adjustments are independent.

The core assemblies are sufficiently alike so that each A-unit does not have to be tuned with its own set of cores. The inductance of the 12 core assemblies is roughly the same: as that of the filter inductor. Careful tuning is necessary both to prevent second harmonic current from circulating in the drive windings of the cores, and to ensure that all of the drive currents are in phase with one another. Note that in tuning allowance should be made for the effect of the release of pressure when the tuning tool is removed.

A separate test point is provided for each A-unit (at the sollector of Q4) in order to monitor the pulse stretching while adjusting $R_{9}$. The easiest way to adjust both threshoid and stretch time is to feed in at an unoccupied excitatory hub of plugboard no. 2 a repetitive signal of amplitude corresponding to the aggregate of the minimum number of signals which should turn the A-unit on, and then adjusting the pots until a signal sufficiently longer than the triggering signal may be observer at the test point with an oscilloscope.

The sensory delays should of course be quiescent during this adjustment. The A-unit input simulator (section 2.7) may also be used to advantage here.

The collector of $Q 5$ provides the signal for the A-unit activity indicator described in section 2.3 .

The finer points taken into corisideration in the design of the A-unit circuitry are treated in some detail in a report by Charles Kiessling.

### 2.3 A-urit Activity Indicator

Dwg. No. 8.8 A-unit Activity Indicator 6.1.1 A-unit

The A-unit activity indicator (fig. 2.3.1) serves to monitor the number of 'on' A-units by means of an oscilloscope display. The range switch in the control booth selects one of three ranges ( $1 \%, 10 \%$, and $100 \%$ ), depending on the maximum percentage of A units expected to be active. There is elso a Calibrate position, which gives a zero reference. The full scale output to the oscilloscope is $l$ Volt on all ranges. Note that the inverted (B) input on the 'scope should be used for positive deflection.

The integration time constant switch in the control booth selects the capacitors paralleled with the currert sampling resistors. Time constants of 0 msec (no integration), $25 \mathrm{msec}, 50 \mathrm{msec}, 100 \mathrm{msec}$, and 200 msec are available.

The accuracy of the current summing network is within $4 \%$ at full scale, and proportionally better for smaller deflections. There is no sudden loss of accuracy above full scale: if, for example, a 2 volt output is measured on the $10 \%$ range, this means that twenty percent of the total number of A-units (i.e. 200) are on, with a maximum possibie error of 16 units. The indicator will always err on the low side. The time constant capacitors are $20 \%$ components.



### 2.4 Weight Cores

Ing. Ni. 6.2 Tobermory Memory Matrix
6. 3 Memory Matrix Wiring Diegram
6.4 Rack and Connector Layout for A-unit Cabinets

We magnetic integ-ator used in mobermony's memory matrix is derived fram the second harmonic weiglt proposed be Eerold Crafts. The original work is described in A Magnetic Va iable Gain Component for Adaptive Networks by Z.s. orafts, Technicai Report No. 1851-2, Solie State Electronics Leicoratory, Stanford Electronics ieboceroies, Stanford University, Stenford, Ceal., Jocentiber 1962.

The function of the integrator is simply to furnish an indication of the algebraic sum of the equal sized reinforcement increments it has received in a certain tine interval. The two properties necessary to fuifill this function are a passive memory mechanisif, and a non-destructive readout. In the present design, the memory festure is a consequence of remanent magnetism in square loop cores, while the kasis or the non-destructive readout is the even harmonic distortion introduced by an iron core transformer when the core is approashing saturation.

A detailed analysis of the harmonic generating process cannot be undertaken without a thorough understanding of the energy levels involved in the various kinds of elemental switching prosesses (domain rotation, wall movement, and wall building). Further complications are introduced by the presence of eddy currents in the high conductivity alloy tape cores, and by non-homogeneous boundery conditions.

Very rouginly. whet happens is as follows. When the majority of the damains in the core are already lined up in one direction, further magnetomotive force in the same direction will not be as effective in inducing domain moverient, hence fius change, as maznetomotive force in the opposite direction. With a sinusoidel current drive, this meens thet the counter e.m.f. (or the e.m.f. in crotine winding) induced by Lenz's lav will have a considerable second harmonic component. The behavior of the core in terms of the hysteresis loop
is depicted in figure 2.4.1. Note that the domain movement in question is elastic domain movement; the sirusoidal drive must remain small enough so that no permanent change in the level of magnetization occirs.

The highest tolerable cirive is a function both of the frequency and of the maximum remanent setting desired. The demagnetization due to eddy current daming offsets the effectiveness of the drive at high frequencies, while the remanent flux level is most easily cinanged winer it is close to the saturation level. In practice, the core is set with the drive on, so that one does not have to worry about the secord consideration.

The flux level is incremented and lecremented with constant current pulses. The current switcining thresholid of a square loop core is a function of its coercive force Hc. When the pulse smplitule is below this level, no switching occurs, while when the threst:old is exeseded, the amount of flux switched is proportional to the volt-second integral of the excess. If the switching pulse exceeds the threshold by on amount sufficient to render the tilt of the sides of the hysteresis loop negligibie, approximately constant flux increments may be attained. The negative feedrack provided by tine eddy surrents greatly improves the linearity of the incrementation.

One feature of particular interest in the second harmonic weight is the possibility of coincidence mide operation. In tinis mode, the reinforcement pulses are normally kept under threshold, so that when the puises occur by themselves, no permanent flux switching orcurs. The drive, while in itself also insufficient to cause any permanent flux change, "shakes up the domain" (iowers threshold) enough to alior the reinforcement pulses to effect a flux change, provided they occur winile the drive is on.

The significant second narmonie component is separated from the carrier fundamental by means of a filter. Other systems use for eaci weight a pair of cores wound in such a way that the fundamental cancels out while the secorid harmonic components add. While this scheme greatly reduces the precautions necessary to prevent coupiing between the cores and $\varepsilon l$ so simplifies the sensing circuitry, it adds $100 \%$ to the cost of the cores and the windind, and increases the drive power requirements by gbout $50 \%$.


F16．2．4．1：HYSTER゙ビミ 1 OOP IN INTEGRATOR CORE

The cores used in Tobermory are 200 maxwell, orthanol wrapped, $.313^{\prime \prime}$ I.D. $\times 1 / 16^{\prime \prime}$ wide bobbins purchased from Magnetics Inc. of Butler, Pennsylvania. The manufacturer's part number is 02806231 A 00 . Larger cores are advantageous for the linearity of integration (less variation in the length of the flux path); the core selected is a compromise between linearity and cost. One mil tape is suitable for 100 Kcs operation; for higher frequencies thinner tape should be used.

Each core card carries 50 groups of 12 cores. The drive (or carrier) winding consists of 30 turns of no. 24 magnet wire in series through the 12 cores belonging to a single A-unit. The sense, reinforcement, and erase signals share a single turn of no. 24 magnet wire in series through the thousand cores belonging to a single $R$-unit. The relation between the two windings is shown in fig. 2.4.2.

The ultra-low distortion (less than $0.1 \%$ second harmonic content) 100 Kcs generator described in section 2.5 is connected to the 'high' end of all 1000 carrier windings. The 'low' end leads to the A-unit switch (section 2.2) through a tined circuit consisting of a 10 millihenry inductor in series with a variable $150-400$ mmfd air capacitor. When the capacitor is tuned for maximum current (note that it is necessary to tune out the inductance of the carrier winding, as well as that of the 10 mhy. inductor), a carrier generator setting of 20 v . peak-to-peak forces a 48 ma . current to flow. Although the tuning mast be done accurately in order to avoid misleading phase shift in the output, the carrier windings are sufficiently alike so that it is not necessary to match up the capacitors individually before tuning. If a higher output signal is desired, the carrier voltage may be increased up to 25 V . without degradation of the performance. This increases the sicnal level by better than $50 \%$, since the second harmonic content in the output is approximately proportional to the square of the drive current.

The tuned circuit in the carrier winding prevents the circulation of second harmonic currents, thus eliminating interference between cores belonging to the same A-unit. It is also necessary to prevent current from circulating in the secondary (single turn) winding in order to preserve the summing action. This is accomplished by the relatively high ( 500 ohms ) input impedance of the


filter (section 3.1) at both the fundamental and the second harmonic frequencies. The impedance of the secondary winding is of the order of 10 ohms at the frequency range of interest.
$140 \mathrm{ma}, 0.2 \mathrm{millisec}$ nd duration reinforcement pulses yield more than 100 steps at both 20 V . and 25 V . carrier settings. It is desirable to monitor the performance of a single core on the oscilloscope winen adjusting the reinforcement surrent amplitude in order to ensure that incrementing and decrementing will proceed at the same speed. The R-unit controlled gates which provide the reinforcement pulses are described in section 3.6.

The carrier frequency output at 25 V 。drive is 70 mv ptp., with about $10 \%$ second harmonic content when the core is saturated in either direction.

Erasure takes place when a low frequency current of smoothly decreasing amplitude flows through the single turn winding. A 100 cps current with an initial amplitude of 1.2 amperes leaves the cores with the remanent flux within $20 \%$ of zero. Section 2.6 describes the erase current generator. Brasure may also be accomplished manually with a variac connested to the single turn winding through a $115 \mathrm{~V} .-6.3 \mathrm{~V}$. filament transformer and a 10 ohm series resistor. The 60 cps impedance of the single turn winding is of the order of 0.2 ohms.

2.5 100 K.s Carrier Gienerator<br>Irg. No. 8.9 Crystal Oscillator<br>8.10 190 Kes Power Amplifier

The 100 Kce carrier generator (fig. 2.5.1) consists of a crystal oscillator, a narrow band filter, and a commercially marufactured ultra low distortion power amplifier.

Figure 2.5 .2 shows the oscillator circuit followed by a buffer stage. $c_{i}$ provides a regenerative feelingck path from the tank circuit to the base of the oscillator transistor. The frequency stebility of the oscillator is within 50 parts per milison $(50 \mathrm{cs}$ ). The measured frequency, under load, is five ciccles stort of lo Ke.

The output impedince of the buffer stage is 500 onms resistive. A high beta ( $\beta>70$ ) transistor should be used in this emitter follower.

The narrow band filter is $\varepsilon$ IInited Transformer Corporation Type BFH-100,000 unit. Source and load impedance are specified at 500 anms. The attenuation is less than 3 db . within $5 \%$ of the $100,000 \mathrm{cps}$ center frequency, and 40 db per octeve elsewtere. Thus the filtor glarantees that the input to the power amplifier will be free from harmonir.s.

The poser amplifier is iommication Measurements Laboratory, Inc. Model N120M, which is a madified version of a standard CML unit. An instruction manual for the ampifier is avallatie in the CSRP files, but some of the more salient features will be reviswed here for ease of reference.

The amplifier :ontains its own high voltage power supply, and operates from standard A.C. line voliage. Its maximum output is 100 VA , which corresponds to half the f-units in. Iobermory (i.e. 500) being "on" at any one time. The output, voltage, $\mathrm{N}^{\prime 2}$ th a $1 \sqrt{ } \mathrm{l}$ ioad, is variable from $O V$ to $28 \mathrm{~V} p-t-\mathrm{p}$; the regulation is 0.5 from no load to fuil load. A. $5 \%$ change in line voltage cauces a $0.5 \%$ change in output voltage. The harmonic distortion due to the amplifier is less than $1 \%$, witr. the second harmonic dom 60 db . Hum and noise are also down 60 db belos maximum output voltsee. The response time of the amplifier (time needed to adjust to new load corditions? is of the order of 50 microseconds, or 5 cycles
-71-


FIG. 2.5.1: 100 K.C./SEC. GARRIER GENERATOR


at $100 \mathrm{Kcs}$. . This time is negligible compared to the reinforcement rate.
Since the amplifier contains a number of vacuum tubes, a 30 second delay relay is built into the circuit to allow the filaments to heat up prior to application of the plate voltages. An additional fifteen minute warm up time is required for 'optimum operation.

The feedback amplifier in the input section (figure 2.5.3) consists of a GANB tube whose pentode section is used as a voltage amplifier ( $10,000 \Omega$ input impedance) and is directly coupled to the triode section. The triode section is the phase inverter and driver for the power amplifier tubes (6550's). These tubes have a fixed bias of -33 V and operate push-pull parallel in class ABl. Negative feedback of approximately 18 db is supplied from the output to the cathode of the 6AN8 pent ode section. Positive feedback is also taken advantage of to control the full load to no load regulation. The regulation is adjustable with the "Positive feedback" control on the chassis rear apron (R-33).

In the event of a component change, the following adjustments should be checked:

1. Regulated low voltage power supply, $R-48$

This control on the rear of the panel is used to set the supply to the recommended 300 V . The adjacent test jack is used to monitor the supply output voltage.
2. Blas adjustment, R-41

The Blas Adj. control is located adjacent to the regulated supply control on the chassis rear apron. The control is adjusted to develop -33V at the test jacks located on the chassis close to the 6550 tubes.
3. A.C. Balance Control, R-33

This control is located on the top of the chassis and marked "A.C. Balance". The extra R-unit filter (or a harmonic distortion analyzer) should be used to set this control for minimum second harmonic content in the output. This adjustment should be made with a dumay load, otherwise a false indication may result from the weight cores.
4. D.C. Balance Control, R-10

This control establishes the operating point of the tube. It should be set in the same manner as the A.C. Balance Control. Proper adjustment of both of these controls is critical to the satisfactory operation of the memory, since


even with only $10 \%$ of the A-units active, 0.1 second harmonic in the carrier corresponds to the maximum output of an A-unit.

In actual operation, the output of the carrier generator should be set to 25 V p-t-p with the front panel control. A change in the setting of this adjustment necessitates a corresponding change in the reinforcement signal, as shown in section 4.4.

### 2.6 Erase Circuit

Dwg. No. 8.11 Erase Circuit<br>6.2 Memory Matrix Detail

The erase circuit, shown on fig. 2.6.1, generates a hundred cycle quassi-sinusoidal waveform of decreasing amplitude. This current, applied through the read-write winding of the memory cores, takes the material through in-spiraling hysteresis loops, eventually leaving the domains criented at random. The cores are then in the demagnetized state.

The input to the erase circuit is one of the Hewlett-Packard signal generators. The frequency should be set about 100 cps , and the amplitude should be sufficient to give an initial erase current of 1.2 amperes peak-to-peak.

The circuit consists of a single stage emitter follower with a Clairex CL-4 crystal photocell in series with the input signal. The photoresistor's resistance changes from above 10 Megahms to below 3 Kil ohms when the sensitive surface is illuminated. The light source is a G.E. W1820 28 volt bulb, which takes about 250 milliseconds to extinguish. A 150 mfd capacitor in parallel with the lamp prolongs the erase period to about 400 milliseconds .

The R-unit erase selectors on the main control panel are double throw double pole switches which simultaneously connect the D.C. power to the amplifier and switch the single turn core winding from the R-unit to the erase circuit. A momentary contact pushbutton then turns on the light, which goes out at its own rate once the button is released.

The erase circuit reduces the remanent magnetization in the cores to less than $20 \%$ of the maximum value, and leaves them in a state independent of their previous magnetization.

Erasure may also be accomplished manually by attaching a 6.3 V filament step down transformer with 10 ohms in series with the low voltage winding to the output of a variac. Very good results may be attained by evenly decreasing the setting from about 50 volts to 0 volts.


### 2.7 A-unit Input Simulator

Dwg. No. 8.12 A-unit Input Simulator

The A-unit input simulator, shown in block diagram form in figure 2.7.1, is intended to facilitate setting the threshold and pulse stretch time controls of the A-unit.

The simulator is portable and may be plugged in to any A-unit by means of the main plugboard. The output of the unit, triggered by a pushbutton, consists of two simultaneous loms pulses, the magnitudes of which may be independently adjusted to the equivalent of one to six S-unit outputs. Whether the pulses represent excitatory or inhibitory inputs depends of course on which hubs they are connected to (yellow or black solumns).

The input to the simulator is the signal at the A-unit test point (standoff). A red light on the simulator chassis indicates whether the pulse has been transmitted to this point, i.e. whether the A-unit threshold has been exceeded. The length of time this signal persists after the input has vanished, i.e. the stretch time, is measured by counting clock pulses at the output of an AND gate which is open only during the "stretch" period. The counter is a four bit binary chain, capable of counting up to 15 . In order to maintain an accuracy of at least 10 regardless of how long the stretch time is, the clock rate may be set to 100,200 , or 1000 pps , corresponding to stretch times of 1 to 15,5 to 75 , and 10 to 150 ms .

The counter is reset each time the pushbutton is actuated by the leading edge of the puise. To ensure that only one pulse is produced, the pushbutton is followed by an integrating circuit. Figure 2.7 .2 is a circuit diagram of the whole simulator.






GLAPTER 3 THE R-UNAT<br>3.0 Introduction<br>Dwg. No. ?.1 R-unit Assembly

Each of the 12 R-units receives the weighted outputs of up to 1000 A-units. The function of the R-unit is to determine whether (1) the algebraic sum of its input signals is greater than a preset positive threshold; (2) the algebraic sum of its input signals is less than a preset negative threshold; and (3) the absolute value of the algebraic sum of its inputs is less than a preset absolute threshold.

The information derived from the input is represented in two devices: a bistable multivibrator (flip-flop), and a d.c. gate. The flip-flop is considered to be in the positive state when the signal exceeds the positive threshold, and in the negative state when it exceeds the negative threshold. When the signal falls in between the two thresholds, the flip-flop remains in its previous state. The output of the d.c. gate is at ground level when the absolute threshold is exceeded, and at -10 V . when it is not. The three thresholds are independently adjustable.

The outputs of the R-units are used to control reinforcement, i.e. gate the write pulses to the memory cores.

Since the signals from the weight cores are in the form of 200 Kcs sinewaves, polarity is denoted by phase, and amplitude by peak to peak amplitude. The signed thresholds operate by measuring the peak amplitude of the half wave in-phase or out-of-phase with a reference pulse derived from the 100 Kcs signal generator, while the absolute threshold operates on the peak value of the signal, regardless of phase.

A block diagram of the R-unit is shown on figure 3.0.1. The 200 Kcs signal component is separated from the 100 Kcs carrier by a highly selective band rejection filter, and amplificd by a three stage RC amplifier. From this point, the signal is processed along three parallel paths. When the positive threshold detector is triggered, the flip-flop is switched into the

positive state unless it is already in that state; similarly for the negative path. The third path leads to the absolute threshold detector, which activates the d.c. gate.

The outputs of both the flip-flop and the d.c. gate are connected to a double pole double throw relay whose position, set from the main control panel or from the tape, marks the desired response for the R-unit in question. If the control panel switch is in addition in the "error correction" position, then the R-unit signals also determine which of the two pulse gates leading to the write windings of the weight cores are open.

An auxiliary flip-flop, actuating a signal light in the control room, keeps a record of whether the cores belonging to a given R-unit have been reinforced during the course of the last word.*

The various circuits making up the R-unit will now be described in some detail, but for the complete story, the reader is referred to Jules Walder's report.

[^2]
### 3.1 The R-unit Filter

The function of the R-unit filter is to separate the 200 Kcs signal component of the sum of the A-unit outputs from the 100 Kcs carrier. The signal to carrier ratio may be exceedingly small. Suppose, for example, that 201 A-units are on. 100 are reinforced to saturation in the positive direction, and 101 in the negative direction. We are thus trying to detect a difference corresponding to the full output of a single core (assuming that all the cores are identical). The second harmonic component at saturation is about 10 percent of the fundamental. Then the signal to carrier ratio is 1:2000 ( 63 db ). This does not even represent the worst possible case, since the cores will not, in general, be set to their maximum level.

It was shown in the preceding paragraph that a very sharp bandpass filter is required for adequate signal detection. In addition to maximal attenuation at the carrier frequency, it is desirable to have rejection peaks at harmonic frequencies other than the second. The pass band should not be too narrow, lest phase distortion result. The characteristic impedance should be high compared to the output impedance of the cores, otherwise circulating second harmonic currents will invalidate the summing scheme. The filter should be capable of handling signals up to 10 V in magnitude without significant distortion.

A filter was designed to these specifications by Miss Mary Fuchs of United Transformer Corp, New York, New York. The appropriate filter data sheet is reproduced in figure 3.1.1.

Should it be noticed during the operation of Tobermory that the A-unit activity is fairly steady at scme level, the task of the filters could be greatly facilitated by adding to the R-unit input a 100 Kcs signal (derived from the carrier generator) of appropriate magnitude and phase to approximately cancel out the carrier component of the original input.


TEST RESULTS
DATE: $\qquad$ OBSERVED BY: $\qquad$

| FREQ. | SPECS. | RESULTS |
| :---: | :---: | :---: |
| 1 | $>20$ | $>50$ |
| 100 KC | $>80$ | 82 |
| $165 K C$ | $<3$ | +2.1 |
| 200 KC | $\frac{0}{2}<2 R E$ | 1.0 |
| 220 KC | $<3$ | .5 |
| 300 KC | $>40$ | 46.5 |
| 400 KC | $>40$ | 57 |
| $\downarrow$ | $>20$ | $>46$ |

U.T.C. NO. EL-309A

CUSTOMERS NO. $\qquad$
SOURCE IMPEDANCE 50 LOAD IMPEDANCE $500 \Omega$
DESCRIPTION BAND PASS Level $=$ E, lo V

FIG. 3.1.1: FILTER DATA SHEET

### 3.2 R-unit Amplifier

The maximum 200 Kcs output of each core is about 3 mv . It is desirable to have the R-unit thresholds sensitive to inputs ranging from the equivalent of a single core to the equivalent of fifty. This requires an amplifier with a linear dynamic range of about 34 dbs ( 50 to 1 ), from say 3 mv up to 150 mv . The sensitivity of the tunnel diode threshold device furthermore dictates that the amplification be of the order of 70 . In order to prevent spurious response at very large inputs, the phase fidelity must be satisfactory over a dynamic range of about 60 dbs .

An amplifier fulfilling these requirements is shown on figure 3.2.1. Two germanium diodes at the input serve to limit the signal input to the amplifier in order to prevent injurious phase shift due co transistor saturation In the last stage. The limiting action begins at about 200 mv . peak to peak (the knee of the diode curve).

Collector to base, and emitter feedback resistors in the amplifier itself increase stability at the expense of gain, and allow for considerable variation in transistor parameters. The biasing resistors were selected to insure symmetrical outputs at each stage even near saturation. Clamping at -10 volts contributes to keeping the outputs symuetrical at high levels. 125 microfarad capacitors are used to decouple each stage.


### 3.3 R-unit Threshold Circuits

The three threshold circuits (figures 3.3.1 and 3.3.2) are based on the tunnel diode whose generalized current-voltage characteristics are shown on figure 3.3 .3 . Whenever the current through the tunnel diode is between $I_{v}$ and $I_{p}$ (in tunnel diode lore, the subscripts $v$ and $p$ are use to denote valley and peak), the diode may be in one of two states, depending on its previous history; the voltage across it will either be less than $V_{p}$ or greater than $V_{v}$. If the current falls below $I_{v}$, the diode will fall back into its low voltage state, while if it rises above $I_{p}$, the diode will go into its high voltage state. The switching action is clean and fast.

In the phase sensitive threshold detectors, the phase reference pulse from the reference source (section 3.4 ) biases the tunnel diode between $I_{v}$ and $I_{p}$. If a signal peak of sufficient amplitude occurs simitaneously with the reference pulse, the tunnel diode will switch into the high voltage state for long enough to trigger the transistor following it. As soon as the reference pulse disappears, the diode returns into its low impedance state, since the signal input to it is limited in order to prevent the signal from triggering the diode by itself (i.e. out of phase). In the off-phase, the tunnel diode is actually back biased by the reference signal for fur ther insurance against out-of-phase triggering.

In the absolute threshold detector, the reference pulse is replaced by a d.c. level, allowing a siहnal of sufficient amplitude to trigger the diode regardless of its phase.

The impedance level of the signal from the amplifier is decreased to about 50 ohms by means of cascaded emitter followeri in order to provide sufficient current for the tunnel diodes. To provide a variable threshold, the fraction of the read-out signal from the cores which is allowed to reach the tunnel diode is adjusted by means of $5 \mathrm{~K} \Omega$ potentiometers mounted in the control room. The diode CR6 limits the positive peaks of the signal to about 200 mv . for the reasons described above. The worst possible condition occurs when the threshold is set to a minimum, but the input signal to the R-unit is




very large. The negative peaks do not, of course, affect the tunnel diode. Note that before reaching the negative threshold detector, the signal goes through a unity gain inverter, (fig. 3.3.4) so that the signal at the tunnel diode of the negative threshold is always $180^{\circ}$ out of phase with the signal at the positive threshold. Hence the two tunnel diodes can never be on simultaneously although it is possible for neither to be on.

The threshold detection takes place at the 100 Kcs rate dictated by the reference pulse repetition frequency, but the rest of the system does not respond to cycle-by-cycle variations. The flip-flop which represents the state of the phase sensitive detectors is described in section 3.5. The output of the absolute threshold tunnel diode is amplified, rectified, filtered, (i.e. integrated), inverted, and amplified some more, with the final result that when the absolute threshold is exceeded, the emitter of emitter follower Q13 (figure 3.3.2) sits at 0 V , and at -10 V otherwise.


FIG.3.3.4: UNITY GAIN INVERTER
(2)


FIG. 3.4.2: CIRGUIT DIAGRAM FOR PHATE REFERENCE SOURCE


### 3.4 Phase Reference Source

Dwg. No. 8.13 Phase Reference Source

The purpose of the phase reference source is to supply the R-unit phase comparators with a short pulse at the peak of the (arbitrarily designated) positive waveform. A narrow pulse is necessary in order to ensure that a sloppy waveform (neither in-phase nor out-of-phase) will not attempt to trigger both sides of the terminal flip-flop. The phase detection takes place at a 100 Kcs rate rather than at 200 Kcs since it is convenient to derive the phase reference pulse directly from the carrier generator.

A block diagram of the phase reference source is shown on figure 3.4.1. The phase shifter is an R-C bridge network which can provide up to $180^{\circ}$ phase delay in order to compensate for the phase shift through the R-unit amplifier. It also attenuates the signal from the carrier generator to a level suitable for input to the amplifier. The gain adjustment of the amplifier varies the level at which the Schmitt trigger fires; this provides a fine phase adjustment. The leading edge of the Schmitt trigger output pulse is differentiated (the time constant here provides the pulse width adjustment!, clipped, and current amplified. The output stage consists of complementary emitter followers to provide a low enough output impedance to drive the twenty four emitter followers at the R-units. These emitter followers are mounted on the same chassis as the phase reference source in order to minimize pick-up by the sensitive R-unit amplifier.

Figure 3.4 .2 is a circuit diagram of the phase reference source. Ql is the input amplifier. Q2 and Q3 make up the Schmitt trigger; Q2 is normally of $f$ and $Q 3$ normally on. Q4 is a buffer amplifier, while the differentiation takes place at Q5. Q6 is an emitter follower to drive the output stage. Q7, to Q10 are the parallel push pull (class B) output transistors.

The state of the F-unit may be frozen by cutting of $f$ the reference pulse. This is accomplished by cutting off the input amplifier (Q1).

A single manuscript of the original description of the operation of this unit, by Sherman Chow, is conserved in the archives of the Program.

### 3.5 R-ungt Output Flip-Flop

The output flip-flop attached to each R-unit (figure 3.5.1) is acconventional a.c. triggered bistable multivibrator followed by two simple inverters to provide greater fan-out. The output levels are 0 V . and -10 V .

When a tunnel diode is triggered, the inverting amplifier following it emits short pulses at a 100 Kcs rate. The first of these pulses, channeled to the base of one of the transistors of the multivibrator, causes that transistor to conduct, and switches the multivibrator. Subsequent pulses from the same phase detector have no effect. The output of the diode amplifier is buffered by an emitter follower in order to allow a higher load resistor, with increased sensitivity, in the amplifier.

The chief function of the flip-flop is to open and close the reinforcement gates, in accordance with the setting of the desired response relay, when the reinforcement mode switch is in the "error correction" position. The output of the flip-flop also goes to the logic circuits, for display on the control panel and print output.


FIG. 3.5.1: R-UNIT FLIP.FLOP

### 3.6 Reinforcement Gates

Dwg. No. 7.2 Pulse Reinforcement Gates

The purpose of the reinforcement gates is to channel reinforcement pulses of the appropriate polarity to the weight cores when the perceptron is operating the error correction reinforcement mode. The desired response relay connections implement the truth table of figure 3.6.1. Here a 1 indicates that threshold has been exceeded, and a 0 that it has nct. The effect of the absolute threshold is to switch the perceptron to the forced response reinforcement mode when the input to the R-unit is not sufficiently decisive.

The three transistor gates (one gate for positive pulses, one for negative pulses) are shown in figure 3.6.2. The drive transistor is turned on only if a pulse from the reinforcement pulse generator coincides with a -10V. signal from the desired response relay. The design load is $50 \Omega$, most of which is made up by a current regulating potentiometer in series with the write winding of the cores. The gates can tolerate considerable drift in the power supplies and in the trigger pulse amplitudes.

Whenever a word has been reinforced, a signal light in the control room, actuated by a flip-flop, is lit. The flip-flop is sensitive to a negativegoing edge, so it is triggered by the trailing edge of a positive pulse and the leading edge of a negative pulse. A reset signal from the auxiliary logic resets the flip-flop at the completion of each word cycle.

The operation of the gate is explained on a transistor-by-transistor basis in a report by Jules Walder (manuscript in Program files).

| Desired Response | Absolute threshold <br> 0 if exceeded | Actual Response | Signal to <br> Sense Winding |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
|  | 1 | 1 | -10 v. |
| 1 | 0 | 1 | -10 v. |
|  |  | 0 | -10 v. |
|  | 1 | 1 | +10 v. |
|  |  | 0 | 0 |
|  |  | 1 | +10 v. |

Truth Table for Reinforcement Gates
Figure 3.6.1



### 3.7 Reinforcement Pulse Generator

Dwg. No. 8.4 Reinforcement Rulse Generator

The reinforcement pulse generator provides the R-unit pulse gates (section 3.6 ) with positive and negative pulses of up to 500 ma amplitude, .16 to .50 ms . pulse width, and 50 to 500 pps pulse repetition frequency.

The pulse generator, which shares a chassis with the trigger generator described in section l.1l, consists of eleven transistors numbered Ql tc Qll (fig. 3.7.1). Ql and Tl (oscillator transformer) produce a square wave whose frequency may be varied in the 50 cps to 500 cps range by feedback frequency control R1. Q2 is an emitter follower buffer stage which keeps the oscillator from being loaded. $Q 3$ and $Q 4$ form a 'one shot' multivibrator triggered by the positive portion of the oscillator output. The output of the multivibrator (at Q4) is a negative pulse whose width may be varied from .16 msec . to .50 msec. with pulse width control Rl4. This negative pulse is fed into saturated amplifier Q10 in order to keep the frequency variation from affecting the pulse amplitude. Qll is a saturated inverter providing emitter follower $Q 7$ with the necessary drive. The output of $Q 7$ is controlled by the negative gain adjustment R16, and in turn serves as drive for the power output stage, emitter follower Q8.

The positive pulses are obtained in a similar manner through saturated inverter $Q 5$, emitter follower $Q 6$, positive gain adjustment R20, and power emitter follower Q9.

The amplitude adjustments should be set at 6 V . with all the pulse gates connected, and 0 volt signals on the R-unit lines.

Grounding the base of $Q 3$ through a diode turns the pulse generator of $f$.


### 3.8 Word Termination Detector

Dwg. No. 8.5 Word Termination Detector

The word termination detector serves to distinguish the period of silence ensuing immediately after the termination of a word from the normal absence of input. The chain of switching transistors and the two flip-flops forming this unit are shown in fig. 3.8.1. Functionally, the detector consists of an amplitude threshold, a time lag seting which allows ignoring the very brief periods of silence which occur normally in the course of a word, a Start flipflop which remembers that a word has begun since the last reset signal, and an End flip-flop which indicates that the word has actually ended.

The sequence of events is as follows. 0 V . reset signal from the control logic (Chapter 4) turns $Q_{8}$ and $Q_{Q}$ on. The unit is now ready for an input from the average amplitude indicator (section 1.4). If a negative voltage of sufficient amplitude ('sufficient' depends on the setting of the look threshold potentiometer) is sensed, $Q_{1}$, and hence $Q_{2}$ and $Q_{3}$ are turned on. $Q_{2}$ turns $Q_{7}$ on, reminding Start that a word is in progress.

If the input ncw falls below threshold amplitude for long enough to allow the $20 \mu$ fd capacitor in the collector circuit of $Q_{3}$ to discharge through the time lag potentiometer, then $Q_{3}$ is turned off, turning $Q_{4}$ on. This permits $Q_{5}$ to cut off, turning on $Q_{6}$. Note that $Q_{5}$ can be off only if both $Q_{4}$ and $Q_{7}$ are on, i.e. a word must begin before it can end. $Q_{6}$ turns $Q_{9}$ off, and a 0 V. output at the emitter follower $Q_{11}$ signals the end of the word. This signal persists until the next reset signal, regardless of the input.

The amplitude threshold may be set at $.5 \%$ to $20 \%$ of full scale, and the time lag setting will ignore pauses up to 50 msec . long.




## 











 30012 cs.



 mone. Bingle shot $t_{2}$ turns on the finst yuse atace of fin mineorcenent guise generetor through a juffer sivgo
 tins may ve adjusted with the air or on gefijogroce diaplay rhiok shows the


Dwg. No. 11.0 Auxiliary Logic


#### Abstract

The digital logic in Tobermory serves to control and display the information flow into and out of the ferceptron itself. While none of the logic is really indispensable to the operation of the machine, its absence would render all sustained experimentation exceedingly cumbersome.

The block diagram of figure 4,0.1 desuribes the major paths of information flow. In the MANUAL mode of operation, the microphone is used as input, and the output, as well as certair. auxiliary functions relating to internal conditions in the perceptron, are read oif the various display panels in the control room, or responses may be printed by pushbutton coumand. In the AUTOXAIIC mode, a magnetic tape provides the input, and an electric typewriter prints out the obtained response and $\varepsilon$ few additional items. The tape contains a recording of the word (or other audio pattern) to be identified on one channel, and the desired response, and typed comments, or a heading, on the other. The heading, and information pertaining to which R-units have been reinforced, are printed along with the desired and the actual response. In the SEATAUTONATIC mode, one word at a time will be processed from the tape, on pushbutton command.


The format of the messages on tape is shown on figure 4.0.2. The first item in the message is the desired response code. The second item is the heading; this may be arbitrarily long. In general it will include an identification rumber, a transcription of the word to be presented, and perhaps instructions to the operator. These two items are recorded directly from the typerriter, without going through a buffer storage. The digital data is followed, on the other channel, by the word itself, spoken on prompting by a signal light. The end of the message is maried by a three second silent period, designed to facilitate backspacing, and to ailow the machine sufficient time to process even the longest word without requiring the tape to stop.

The print-out format is shown on figure 4.0.3. This figure is self explanatory.




M16.4.0.2: MESSAGE FORMAT ON TAPL


FIG. 4.0.3: PRINTOUT FORMAT

```
4.1 Summary of Logic Circuits for Automatic Control
```

```
    by
Charles Kiessiing
```


## Purpose:

1. To prepare the tape recoriing to be used by Tobermory. This tape contains:
A. Track 1 audio informetion
B. Track 2 digital infortation
2. desired K unit code
3. heading and ary other informetion sbout that word
4. To recover the digital informetion from the tape and load the D register.
5. Print out the contents of the register, print out the response of Tobermory indicating erars betwesh response and desired response. Print out which F units had been re-enforced for that word.

Functions, their operation, arpits and outputs:
Function A
Operation:

1. Converts the 7 bit: pacallel code into a 7 bit serial code.
2. Encodes typerriter functions into $a 7$ bit even parity code and then serializes the code.

## Inputs :

1. Typewriter
2. Clock pulses from Eunction $D$ to time serialization.

Outputs:

1. Serialized ine to tapt modulitur
2. Parallel output trou register to Function B for decoding " 1 " and " 0 ".
*The serialized code is separated anto a "I" line and " 0 " line which go to the tape mocilator.

Function A acts as an input buffer from the typewriter. It takes the 7 bit typewriter code and stores it in 7 flip-flops. From here the signal is serialized and sent to the tape modulator. It also goes to Function B. The tape modulator which is actually contained within Function A receives the " 1 " on one line and the " 0 " on another line. These then produce two pulses of different frequencies.

The logic used to set the flip-flops is actually negative logic. The serialization timing pulses are derived from Function D.

## Function B

## Operation:

1. decodes carriage return, " 1 ", " 0 ".
2. the " 1 " and " 0 " are used to load function $J$ (D register).
3. start and stop tape recorder.
4. Count number of words learned or tested.

Inputs:

1. Typerriter
2. Function $A$ supplies the 7 lines for the " 1 ", " 0 " signals
3. Timing control comes from runction E.

## Outputs:

1. Tape recorder motor control
2. to Function J loadine D register
3. Advance line to Function C.

Function $B$ is used to decode the " 1 " and " 0 ' $s$ " from the typewriter, then load them into the $D$ register. The cycle is started by a carriage return which then allows the next 12 " 1 's" and " 0 's" to enter the $D$ register. Any other character from the typewriter is ignored.

A second carriage return shuts off the line to the $D$ register and starts the tape recorder. The timing for this comes from Function $E$ and the $D$ register loading location is timed by Function $C$.

## Function C

## Operation:

16 pusition counter and decoiing circuits determine which position of $D$ register is to be loaded rext.
Input:
Advance line from Function 5
Output:
14 lines to $D$ register (Function 5 ).

Function $C$ consists of a counter that can count to 16 although it is only used to 12. These determine which $O 1$ the 12 positions is to be entered in the $D$ register during the loading of the $D$ register by Function B. The 4 position counter is decoded and one $i_{i}^{2}$ the lines is known as AAF which originated in Function B.

## Function D

## Operation:

Ring that is started by typewriter, develops timing pulses for Function A.

## Input:

1. Typewriter
2. Master clock

## output:

Timing pulses for Function A .

Function $D$ is a ring circuit which is started by the typewriter operation pulse which is synchronized with the master slock $\left(C_{8}\right)$. The output of this ring is used to serialize the data storea in Function $A$.

## Function E

Operation:
Ring that is started by typewriter, develops timing pulses for Loading $D$ register

## Input:

1. Typewriter
2. Master clock

Output:
Timing pulses to Function B and C.

The timing control for Functions B and C are obtained from this ring. This ring is started by the character operation pulse which is synchronized with the master clock ( $\mathrm{C}_{6}$ ).

## Function $F$

Operation:
System Reset.

1. Providos timing for quiet tape after each word when making tape :ecording.
2. Provides waiting time after each word.
3. Generates reset pulse to:
A. Initialize logic circuits at turn-on time
B. Reset logic circuits after each word

Inputs:

1. Manual push button
2. End of word detector

## Outputs:

To any and all flip-flops that have to be reset in all functions.

This is the system reset circuit. When an end of word pulse occurs or the system reset button is pushed, a reset pulse is generated. This is also a $1 / 2$ to $3-1 / 2$ second delay circuit which is used to space extra tape when preparing the tape at the end of each record.

## Function H

Operation:
Back space from typewriter starts 16 count counter and moves the contents of the D register serially to the tape modulator.

Inputs:

1. Typewriter
2. Master clock

## Outputs:

1. D register contents
2. Indicator lights, time to say word to be recorded.
3. Microphone control (on/off).

When a back space is detected the contents of the $D$ register are sent to the tape modulator. The purpose of Function H is to count 16 julses to shift out the contents of the $D$ register. After that it turns on the microphone and lights an indicator light telling the operator it is time to say the word.

## Function J

Operation:

1. In making a tape recording the $D$ register is loaded in a parallel/serial manner from the typewriter. Later it is sent to the tape modulator.
2. It is loaded serially from the tape in normal automatic operation.
3. In manual operation the contents of the $D$ register will agree with the console push buttons. This is to allow the typewriter to print the $D$ register even in mamal operation if desired.

Inputs:

1. Function $C$ during tape-making
2. Function $P$ from tape recorder
3. Manual push buttons.

Outputs

1. To Tobermory R units
2. To indicator lights

This is the $D$ register. It has 16 positions numbered from $D_{0}$ through
$D_{15} . \quad D_{1}$ through $D_{12}$ contains the information related to the $R$ unit coding. $D_{13,14}$ are not used this time. $D_{0}$ and $D_{15}$ are always set to a " 1 ". This is so that when loading the $D$ register from the tape a check of $D_{0}$ and $D_{15}$ will indicate the register is full when they both have a " 1 ". This register may be loadea in several ways: (1) From the 12 position buttons on the console, (2) From the typewriter and (3) Serially from the tape recorder. Each position of the register has the following connected to it: an indicator on both the " 1 " and " 0 " side of the flip-flop to the typewriter desk, an indicator on the " 1 " side to the main console and a relay on the " 1 " side which is also driven by an indicator circuit. This relay is the Tobermory $D$ register component.

Function $K$

## Operation:

6 bit buffer between typewriter and tape recorder with power
drivers to drive the typewriter.

## Inputs:

1. Function $R$ from tape recorder
2. Function $S$
3. Reset from typewriter

Outputs:
6 lines to typewfiter

Function $K$ is a 6 position register that drives the typewriter in printing. The only code that will not activitate the typewriter is all " 0 's". Whenever information is in this register the typewriter will immediately type it. The operation pulse from the typewriter is then used to reset the register to " 0 ". The register has only 6 positions since the parity bit check is not used during printing.

## Function L

Operation:
Master clock, generates primary source of all timing pulses. Input:

100 Kc sine wave
Output:
Pulses with cycle time $\left(10 \times 10^{-6}\right) \cdot\left(2^{n}\right)$ where $0 \leqslant n \leqslant 13$

The master clock uses a 100 Kc oscillator which will probably come from the oscillator in Tobermory. This is passed through an And/Or circuit and fed into a 13 position bingry counter. At each position, if required, there is a driver which provides the rest of the system with clock pulses at the correct timing.

## Function M

Operation:
Controls the timing for the printing by the typewriter by supplying 16 pulses during printing cycle.
Input:
Phase control lines from Finction $N$
Output:

1. 16 lines to Function $S$
2. Pulse to cause carriage returr.

In printing out the $R, A$, and $D$ registers timing for the typewriters must be provided. The pulse for carriage return and the printing of the 12 characters is controlled by this function. The lines $T_{1}$ through $T_{15}$ originate here. They are advanced at a rate of $C_{13}$ from the master clock. When each of these registers is printed out a carriage return is required to reset the typewriter, followed by 12 pulses for the 12 characters and 4 pulses for spacing after every 3 characters. This makes it easier to read.

## Function N

## Operation:

Seven flip-flops which indicate which of seven phases the
logic is currentily in.
Input:

1. System reset
2. Carriage return
3. Back space
4. Function $J$ indicating $D$ register is loaded
5. Printing control indicating
a. D register has keen printed
b. A register has been printed
c. R. register has been printed
6. Touermory has reached steady state
7. Cycle is over.

Outputs

1. To Function $M$
2. To Function $S$
3. To Function F

In order to separate the aifferent states that the logic may be in, there is a phase control circuit. It can be in any one of 8 states. When the conditions arise to enter a new state a single shot is turned on, which sets all the 8 flip-flops to " 0 " and following this another single shot is combined with incoming conditions to set one flip-flop into the " 1 " state. A few of the inputs require knowing what state you are in and since this is lost when all the flip-flops are reset, these lines have single shots to momentarily store the state of the input. There is a rotary switch andpush button which will allow manually putting the machine into any desired phase.

## Function $P$

operation:
"I" and " 0 " cone from the tope demodulator. A b!t count check
clears the register (Function $F$ ) if the number of pulses is
in error. In phase 2 the output of the tape demodulator is sent to the D register.

Input:

1. From tape demodulator
2. Phase control (Function N).

Output:

1. To D register
2. To shift register (Function R ).

The output of the tape demodulator enters the logic at this point and for the type-written information a parity bit check is made and a pair of single shots are used to determine whether or not stray noise has entered the system. If an error is detecied with the parity check or the single shot timing, Function $R$ is automaticelly reset. This may cause some trouble for one or two characters, but the system will eventually reach a corrected condition and operate properiy afterwards. The parity check and single shot check are disconnected when the $D$ register data are arriving.

## Function R

## Operation:

Receives the tape output from Function $P$ and holds it for short time ( $\sim 1 \mathrm{~ms}$ ) before being reset. The contents are decoded for backspace, carriage returr, space and tab. The characters are sent in parallel to Function K.

Input:

1. Data pulses from Function P.
2. Resets from
a. system
b. typewriter
c. parity check

Outputs:

1. To Function $K$
2. To carriage return, tab, space, back space

Function $R$ is a 9 position shift register. When a pulse arrives from the tape demodulatcr and Function P it enters one end of the register. This position is considered the high order position of the register. In the reset condition of the register the next to the highest order position is set to a " 1 " and everything eise to " 0 ". When the refister fills, the lowest crder position should have a " 1 " in it. If it does not, some bits were lost. The output of the lowest order position is $f \in d$ into a sirgle sinot check in Function $P$. Of the possible singie errors it is impossible to detect an extra " 0 " added to the character where the lowest order bit of the character was a " 1 ". In that case the parity check will be correct and a " 1 " will exist in the lowest order position of this register. Otreer errors of lost bits or extra bits will be detected. The output of this register when there is an odd parity check is sent directly to Function $K$. If it has an even parity check it is decoded into one of the typewriter functions.

## Function S

## Operation:

Serielize the contents of the $D, R$, ard $A$ registers for print-out. If a "1", print a "1". $\therefore$ " 0 " is detected logically by comparing the phase, timing and register locetion. The $R$ register is compared to the $D$ register bit by bit, if they agree a " 1 " or " 0 " is printed, if not, an $X$ is printed at that position and at the end of the line. Tree print out format is 3 characters, space,

3 characters, space, etc.

## Input:

1. From the $D, R$, and $A$ registers
2. Tining from Eunction $M$
3. Phase controj from Function N

Output:
Coded lines to function $K$.

This function $\pm$ nolves sensirg $D, A$, and $R$ registers and printing
their contents with the typewriter. If a " 1 " or " 0 " is found in the D or A registers, $i=$ is printed as such. The $R$ register is compared bit by bit to the $D$ register. If they agree, a " 1 " or " $V$ " is printed. If they do not agree, an $X$ is printed and at the end of the line there are two spaces and an extra $X$ printed indicating an error in that line.

In order to sense just the " 1 " side of each position in these registers it is necessary to evaluate logically each bit as to whether it is a " 1 " or " 0 ". If at one of the times $T_{1}$ through $T_{15}$ a " 1 " is encountered in a position of a register it is printed as a " 1 ". If at that time there is not a " 1 " but the printing clock F'unction $M$ is running and it is not time $\mathrm{T}_{4}, \mathrm{~T}_{8}$, or $\mathrm{T}_{12}$ then it is considered a " 0 " and a " 0 " is printed. Times $\mathrm{T}_{4}$, $T_{8}$, and $T_{12}$ are the times when a space is printed.

In printing the $R$ register the comparison is made to the $D$ register and the same analysis as to whether it whould be a " 1 " or " 0 ". If an error occurs a flip-flop records this and at the end of the line the extra $X$ is printed. The " 1 ", " 0 " and $X$ are sent to Function $K$ where they are encoded into the typewriter code.

## Function T

Operation:
Detects that $D$ register has been loaded from tape and unshorts the audio input to Tobermory.

## Input:

1. Phase control
2. D register

Output:
To shorting relay in Tobermory

Function $T$ senses that the $D$ register has been loaded from tape and unshorts the audio input into Tobermory.

## Summary of Tape Preparation:

The procedure is as follows:

1. At start of operation, press system reset.
2. Press carriege return. Tris is a control operation and important.
3. The next 12 " 1 's"and "ふ's" typed will enter the D register; typing anvtring else will just be ignored. After the 12 bits for the $\bar{z}$ ragisien have been typed, or if you are not using all i2, pusin button carriage return again.
4. This shuts down the input to the $D$ register and starts the tspe recorder moving.
5. A message of any isngth may now be typed, such is headings, the date, etc., and the carriage return may now be used as a normal typing operstion when the heading is finished.
6. Press the back space key. Tnis will transfer the contents of the $D$ register to the tape. When this is done (it takes a fraction of second) a light will light and
7. the operator will fow say the word to go on the tape.
8. Following the end-of-word detection the tape recorder will sontirue for $1 / 2$ to $3-1 / 2$ seconds depending on how it has been set ky the operator.
9. The tape will now stop and the operator may go back to step 2 and repeat the process for the next record.

If an error has been maje winile loading the $D$ register before the tape is rinning, it may be corrected by hitting system reset and starting at step 2 again. If an error is made wrile the tape is running, just keep going since this will only affect print-oxt and result in a misspelled word.

## CHAPIER 5 POWEN SUPPLTES

## Dwg. No. 2.5 General Power Distribution Schematic

The heterogeneous nature of the electronic circuitry required to implement the Tobermory perceptron necessitates the existence of a large number of separate power supplies within the machine. The function of each power supply, and the procedure for turning the machine "on" will now be briefly described. Subsequent sections of this chapter contain detailed descriptions of the various power suppiies.

The primary source of power is the three phase four wire 208 V . 60 cps line from the Hollister Hall transformer roam. In event of an emergency, all power to the machine may be cut off by pulling the lever on the central Square-D box on the North wall of the Laboratory. Under normal conditions, the machine is turned "on" and "off" by means of the master power switch in the control room. In addition, each separate power supply, and the 115 V. a.c. outlet, may be turned off by means of individual switches located in the control room.

The main power supply is a 5 Kilowatt low voltage d.c. unit with taps at -20V., $-10 \mathrm{~V} .,+10 \mathrm{~V} .,+15 \mathrm{~V}$. , and +20 V . It provides power for all the transistors in Tobermory, except for special systems such as the logic blocks, and the reinforcement pulse generator.

The logic supply is the source of $-12 \mathrm{~V} .,-6 \mathrm{~V} .,+6 \mathrm{~V} .$, and +12 V . bias for the auxiliary logic. These voltages were selected because of the availability of a complete logic system designed for these levels. The conversion of the logic system to 10-20V. operation was rejected in order to save engineering time. A -45V. supply for the IBM Selectric typewriter is also associated with the logic supply.

The log reference supply is an adjustable regulated supply providing the breakpoint voltages for the diode-resistor approximations to the logarithmic curve.

The trigger and reinforcement pulse generators have their own -25 V .

Sola power supply. They have, in addition, a tap to the -6 V . line. In the event of the machine being turned on for manual operation before the installation of the logic supply, a battery may be substituted here. The power drain off the 6 V . source is negligible.

High voltage supplies are required only by the A.G.C. amplifier and by the A-unit test jig. Other pieces of equipment using tubes have their own internal power supplies.

All the above supplies, with the exception of the main power supply, operate directly off an unregulated $115 \mathrm{~V} . \mathrm{a} . \mathrm{c}$. lize. 115 V . is required also for the fans, the noise generator, the Eico emplifier, the signal generators, and the tape recorder.

Assistant Sec. of Def. for Res. and Eng. Information Office Library Branch
Pentagon Building

Washington 25, D. C.
2

Armed Services Technical Information Agency Arlington Hall Station
Arlingt on 12, Virginia 10

Chief of Naval Research
Department of the Navy
Washingt on 25, D. C.
Attn: Code 437, Information Systems Branch 2
Chief of Naval Operations
OP-07T-12
Navy Department
Washington 25, D. C.
Director, Naval Research Laboratory
Techrical Information Officer/Code 2000/
Washington 25, D. C.
Comranding Officer, Office of Naval Research
Navy No. 100 , Fleet Post Office
New York, New York10

Commanding ifficer, 0 N R Branch Office 346 Broadway
New York 13, New York
Commanding Officer, 0 N R Branch Office
495 Summer Street
Eoston 10, Massachusetts 1
Bureau of Ships
Department of the Navy
Washingt on 25, D. C.
Attn: Code 607A NTDS
1

Eureau of Naval Weapons
Department of the Navy
Washington 25, D. C.
Attn: RMNC Missile Weapons Control Div.
1

## Addressee

(1. copy each)

Bureau of Naval Weapons
Department of the Navy
Washington 25, D.C.
Attn: RUDC ASW Detection and Control Div.
Bureau of Ships
Department of the Navy
Washington 25, D.C.
Attn: Communications Branch Code 686
Naval Ordnance Laboratory
White Oaks
Silver Spring 19, Maryland
Attn: Technical Library
David Taylor Model Basin
Washington 7, D.C.
Attn: Technical Library
Naval Electronics Laboratory
San Diego 52, Callfornia
Attn: Technicel Library
University of Illinois
Control Systems Laboratory
Urbana, Illinois
Attn: D. Alpert
Air Force Cambridge Research Laboratories
Laurence C. Hanscom Field
Bedford, Massachusetts
Attn: Research Library, CRX2-R
Technical Information Officer
US Army Signal Research and Dev. Lab.
Fort Monmouth, New Jersey
Attn: Data Equipment Branch
National Security Agency
Fort George G. Meade, Maryland
Attn: R-4, Howard Campaigne
U.S. Naval Weapons Laboratory

Dahlgren, Virginia
Attn: Head, Compution Div., G.H. Gleissner

## Addressee

(1 copy each)

National Bureau of Standards
Data Processing Systems Division
Room 239, Bldg. 10
Attn: A.K. Smilow
Washington 25, D.C.
Aberdeen Proving Ground, BRL
Aberdeen Proving Ground, Maryland
Attn: J.H. Giese, Chief Compution Lab.

Commanding Officer
0 NR , Branch Office
john Crerar Library Bldg.
86 East Randolph Street
Chicago 1, Illinois
Commanding Officer
O N R Branch Office
1030 E. Green Street
Pasadena, California
Commanding officer
O N R Branch Office
1000 Geary Street
San Francisco 9, California
National Bureau of Standarde
Weshington 25, D.C.
Attn: Mr. R.D. Elbourn
Syracuse University
Electrical Eng. Dpt.
Syracuse 10, New York
Attn: Dr. Stanford Goldman
Burroughs Corporation
Research Center
Paoli, Pennsylvania
Attn: R.A. Tracey
Office of Naval Research
Washington 25, D.C.
Attn: Code 455

Addressee
(1 copy each)

Lockheed Missilee and Space Company 3251 Hanover Street
Palo Alto, California
Attn: W.F. Main

Communications Sciences Lab
University of Michigan
180 Frieze Building
Ann Arbor, Michigan
Attn: Gordon E. Peterson
Univ. of Michigan
Ann Arbcr, Michigan
Attn: Dept. of Psychology, Prof. Arthur Melton

Univ. of Michigan
Ann Arbor, Michican
Attn: Dept. of Philosophy, Prof. A.W. Burks

University of Pennsylvania
Philadelphia 4, Pennsylvania
Attn: Mr. R. Duncan Luce
Dept. of Psychology
Carnegie Institute of Technology
Dept. of Psychology
Pittsburgh 13, Pennsylvania
Attn: Prof. Bert F. Green, Jr.
Massachusetts Inst. of Technology
Research Lab. for Electronics
Cambridge, Mass.
Attn: Dr. Marrin Minsky
Stanford University
Stanford, California
Attn: Electronics Lab., Prof. John G. Linvill

University of Illinois
Urbana, Illinois
Attn: Electrical Engrg. Dept., Prof. H. Von Foerster

Addressee
(1 copy each)

Univ. of California
Institute of Eng. Research
Berkeley 4, California
Attn: Prof. A.J. Thomasian
National Science Foundation
Program Director for Documentation Research
Washington 25, D.C.
Attn: Helen L. Brownson
Univ. of California - IA
Lus Angeles 24, California
Attn: Dept. of Engineering, Prof. Gerald Estrin

Hebrew University
Jerusalen, Israel
Attn: Prof. Y. Bar-Hillel
Massachusetts Institute of Technology
Research Laboratory of Electronics
Attn: Prof. W. McCulloch
University of Illinois
Champaign Urbana, Illinois
Attn: John R. Pasta
Naval Research Laboratory
Weshington 25, D.C.
Attn: Security Systems
Code 5266, Mr. G. Abraham
Zator Company
140 1/2 Mt. Auburn
Cambridge 38, Massachusetts
Attr: R.J. Solomonoff

Telecomputing Corporation
12838 Saticoy Street
North Hollywood, California
Data Instruments Division, Field Engineering Dept.

## NASA

Goddard Space Flight Center
Washington 25, D.C.
Attn: Arthur Shapiro

Addressee
(1 copy each)
Professor Marc Kac
Rockefeller Institute
New York, New York
Cornell University
Department of Psychology
Ithaca, New York
Attn: Pruf. Robert B. MacLeod
Cornell University
Department of Psychology
Ithaca, New York
Attn: Prof. Julian Hochberg
Western Reserve University
Department of Anatomy-School of Medicine Cleveland 6, Ohio
Attn: Proiessor Marcue Singer
Cornell Iniversity
Division of Modern Languages
Ithace, New York
Attn: Prof. Charles Hockett
Cornoll University
Department of Physics
Ithaca, New York
Attn: Prof. Phillip Morrison
Dr. W. Ross Ashby
University of Illinois
Dept. of Electifical Engineering
Urbana, Illinots
National Physical Laboratory
Teddington, Middlesex
England
Attn: Dr. A.M. Uttley, Superintendent, Autonomics Division

University College London
Department of Elec. Eng.
Gower Street
London, W.C. L, England
Attn: Dr. W.K. Taylor
Dr. George B. Yntema
United Aircraft Corporation
Research Laboratories
East Hartford 8, Connecticut

## Addressee

(1 copy each)

Swarthmcre College
Swartinmore, Pennsylvania
Attn: Department of Electrical Engrg., Prof. Carl Barus

Neurological Institute of McGill Univ.
3801 Undvers!ty Street
Montreel, Canede
Attn: Dr. Gerbert Jasper
Dr. ¿acob Beck
Harvard Ursversity
Memorial Hall
Camioridge 38, Nassachusetts
University of Michigan
Ann Arbor, Michigan
Attn: Department of Psychology, Dr. James Olds

Diamond Ordrance Fuze Laboratory
Connect:cut Ave and Van Ness St.
Washington 25, D.C.
ORDTH O12, E,W, Cnannel
Harvard university
Cambridge, Massachusetts
Attas School of Applied Science Dean Harvey Brook

Commanilng officer and Director
U.S. Naval Training Device Center

Port Washingion
Long Isiand, New York
Attn: Technical Library
Offlce of Naval Research
Washington 25, D.C.
Attn: Code 450 , Dr. R. Trumbull
The University of Chicago
Institute for Computer Rescarch
Chicago 37, Illinois
Attn: Mr. Nicholas C. Metropolis, Director
Wright Air Development Division
Electronic Technology Laboratory
Wright-Patterion AFB, Onio
Attn: I.t. Col. L.M. Butsch, Jr.
ASRUESS

Addressee
(1 copy each)
Rome Air Development Center Griffiss Alr Force Base Rome, New York
Attn: Mr. Alan Barnun
Armour Research Foundation 10 West 35 th Street
Chicago 16, Illinois
Attn: Mr. Scott Cameron E.E. Research Dept.

Department of the Army
Office of the Chief of Research and Development
Pentagon, Room 3 D442
Washington 25, D.C.
Attn: Mr. L. 4. Geiger
Carnegie Institute of Technology
Systems and Communication Sciences
Pittsburgh 13, Pennsylvania
Attn: Dr. Allen Newell
Cornell Uriversity
Cognitive Systems Research Program
Cornell Computing Center
Itheca, New York
Attn: Prof. H.D. Block
Royal Aircraft Establishment, Mathematics Dept.
Farnborough, Hampshire, England
Attn: Mr.R.A. Pairthorne
Minister of Aviation
Harvard Computation Lab.
Harvard Univers:ty
Cambridge, Massachusetts
Attn: Dr. Anthony Oettinger
IRM Research
Yorktown Heights, New York Attn: Hans Peter Luhn

Library of Coneress
Washington 25, D.C.
Attn: John Sherrod

## Addressee

(1 copy each)

National Biomedical Research Foundation Inc 8600 16th St., Suite 310 Silver Spring, Maryland Attn. Dr. K.S Ledley

National Bureau of Standards
Washington 25, D.C.
A.ttn: Mrs. Ethel Marden

Department of Commerce
U.S. Patent Office

Weshington 25, D.C.
Attn: Mr. Herbert R. Koller
Thompson Ramo Woolridge Inc.
8433 Fallbrook Ave.
Canoga Fark, California
Attn: D.R. Swanson
Rand Corporation
1700 Main Street
Santa Monica, California
Attn: Library
University of Chicago
Committee on Mathematical Biology
Chicago, Illinois
Attn: Prof. H.D. Landahl
University of Pennsylvania
Moore School of Electrical Engineering
200 South 33 rd Street
Philadelphia 4, Pennsylvania
Attn: Miss Anna Louise Campion
Department of the Army
Office of the Asst. COFL for Intelligence
Room 2B529, Pentagon
Washington, D.C.
Attn: John F. Kullgren
Mr. Robert F. Samson
Directcrate of Intelligence and
Electronic Warfare
Criffiss Air Force Base
Rome, New York

## Addressee

(1 copy each)
Army Research Office OCR + D
Department of Army
Washington 2, D.C.
Attn: Mr. Gregg McClurg
Division of Automatial Data Processing /AOP/ Department of State Washington 25, D.C.
Attn: F.P. Diblasi, 19A16

Mr. Paul W. Howerton
Room 1053 M . Bldg.
Code 163
CIA
Washington, D.C.
Mr. Bernard M. Fry, Deputy Head
Office of Science Information Service National Science Foundation
1951 Constitution Avenue, N.W.
Washington 25, D.C.
Interrational Business Machines, Corp. Advanced Systems Development Div.
San Iose 14, Calif.
Attn: I.A. Warheit

## Harry Kesten

Cornell University
Dejt. of Mathematics
Ithaca, New York
Applied Physics Laboratory
Johns Hopicins University
8621 Georgia Avenue
Silver Spring, Maryland
Attn: Document Litrary
Bureau of Supplies and Accounts, Chief
Navy Department
Washington, D.C.
Attn: Code W3
Bendix Products Division
Bendix Aviation Corporation
Southbend 20, Indiana
Attn: E.H.Crisler

## Addressee

(1 copy each)

Officer in Charge
U.S. Naval Photographic Interpretation

Center
4301 Suitland Road
Suit.land, Maryland
Attn: Mr. J. Pickup
Dr. Noah S. Prywes
Moor School of Engineering
University of Pennsylvania
Philadelphia 4, Pennsylvania
Rabinow Engineering Co. Inc. 7712 New Hampshire Avenue Washington 12, D.C.

National Security Agency
Fort George G. Meade, Maryland
Attn: R. -42 , R. Wiggington
Peter H. Greene
Committee on Mathematical Biology
University of Chicago
Chicago, Iliinols
Federal Aviation Agency
Bureau of Research and Development
Washington 25, D.C.
Attn/Rd-375/lir. Harry Hayman
Veterans Administration
Department of Medicine and Surgery
Washington 25, D.C.
Attn/Rescarch and Development Div.
H. Frieburger

Cornell Aeronautical Laboratory Inc.
PO Box 235
Buffalo 21, New York
Attn/Systems Requirements Dept/AE Murray/
Institute for Space Studies
475 Riverside Drive
New York 27, New York
Attn: Mr. Albert Arking
Mr. Donald F. Wilson
Code 5144
Naval Research Laboratory
Washington 25, D.C.

Addressee
(1 copy each)

University of California
Department of Engineering
Berkely 4, California
Attn: Prof. J.R. Singer
Navy Management Office
Data Processing Systems Division
Department of the Navy
Washington 25, D.C.
Attn: Mr. J. Smith
Lincoln Lahoratory
Massachusettes Institute of Technology
Lexington 73, Massachusettes
Attn: Library
Prof. Silvio Ceccato
Universita Di Milano
Centro Di Cibernetica
Via Festa Del Perdono, 3
Milano, Italy
Brookhaven National Laboratry
Upton, Long Island
New York
Attn: Dr. Yoshio Shimamoto
Instituto di Fisica dell Universita Genova, Italy
Attn: Prof. A. Gamba
Dr. Gunnar Fant
Royal Institute of Technology,
Speech Transmission Lab.
Stockholm 70, Sweden
Dr. C. R. Porter
Psychology Department
Howard University
Washington 1, D.C.
Electronics Research Laboratory
University of California
Berkeley 4, California
Attn: Director
Mr. Gordon Stanley
7685 South Sheridan Ct.
Littileton, Colorado
/Martin/Denver/

## Addressee

 (1 copy each)Dr. Milton E. Rose
Lawrence Radiation Laboratory
University of California
Berkeley, California
A.J. Cote, Jr.

Applied Physics Laboratory, JHU
The Johns Hopkins University
8621 Georgia Avenue
Silver Spring, Maryland
McGill University
Department of Psychology
Montreal, Quebec-Canada
Attn: Professor Donald Hebb
Commanding Officer
RADC Griffiss Nir Force Base
Rome, New York
Attn: Lt. Roger Geesey /RCWID/
Dr. Hong Yee Chiu
Institute for Space Studies
475 Riverside Drive
New York 27, New York
Dr. B. Mandelbrot
Iittaver G-51
Harvard University
Cambridge 38, Massachusetts
Aeromutronics
Ford Road
Newport Reach, California
Attn: J.K. Hawkins
Cornell University Library
Ithaca, New York
Attn: Central Serial Record Dept.
University of Rochester
Center for Brain Research
Rochester 20, New York
Attn: E.R. John
Massachusetts Institute of Technology
Lincoln Laboratory
Lexington 73, Massachusetts
Attn: Dr. B. Farley

## Adàressee

(1 copy each)
Massachusetts Institute of Technology
Lincoln Iaboratory
Lexington 73, Massachusetts
Attn: Dr. Oliver Selfridge
Dr. John Hay
62 Kensingtor, Avenue
Northempton, Massacnusetts
Mrs. Dorothea M. Ners, Librarian Pennsylvania Research Associates, Inc.
Suite 508
133 South Thirty-Sixth Street
Philadelphia 4, Pennsylvania
National Bureau of Stds
Data Processing Systems Division Wash 25, D.C.

Institute for Defense Analysis Communications Research Division Von Neurann HeJ. 1
Princeton, New Jersey
Juliana Van Solberchan 25
The Hacue, Netherlands
Attn: Alexandor isteiber
Institut fur Nachrichtenverarbeitung und Nachrichtenubertragung Technische Hochshule Karlsruhe Kaiserstrasse 12, Karlsruhe, Germany Attn: Prof. Dr. Ing. K. Steinbuch

Cornell Aeronautical Laboratory
Buffalo 21, New York
Attn: R. Stevens
Cornell University
Department of Mathematics
228 White Hall
Ithace, New York
Attn: Prof. Wolfgang Fuche
Cornell Aeronautical Laboratory
Buffalo 21, New York
Attn: W. Holmes

Addressee
(1 copy each)

Cornell University
Laboratory for Nuclear Studies
Ithe a, N.Y.
Att: Prof. Salpeter
Cor 1 Aeronatuical Laboratory
Buffalo 2l, N.Y.
Attn: Library
Mr. Earl 1. Hunt
University of California
Western Management Science Inst.
Graduate School of Business Administration
Los Angeles 24, California
Dr. R.D. Joseph, Principal Mathematician
Astropower, Inc.
2968 Randolph Street
Costa Mesa, California
Dr. Peter M. Kelly
Philco Corporation
Pniladelphia, Pa.
Ryuichi Kono
Mitsubishi Electric Manufacturing Co., LID.
Electronics Works
80 Nakano, Minami Shimizu,
/Amagasaki,
Hyogo Prefecture, Japan
ONR Special Representative
\$Hudson Laboratories
Columbia University
145 Pallsade Street
Dobbs Ferry, New York
Mr. Saul Amarel
Radio Corporation of America
RCA Labcratories
David Sarnoff Research Center
Princeton, New Jersey
Mr. Seymour T. Levine
Research Division
Kollsman Instrument Corp.
80-08 45th Avenue
Elmhurst 73, New York

Addressee
(1 copy each)
Mr. Don Meyer
Ohio State University
1314 Kinnear Road
Columbus 12, Chio
Dr. J.H. Andreae
Standard Telecommunication
Laboratories Limited
London Road, Harlow, Essex.
England
Allan Kiron
Office of Research and Development
U.S. Department of Commerce

Patent Office
Washington 25, D.C.
Texas Instruments Incorporated Corporated Research and Engineering Attn: Technical Reports Service P.O. Box 5474

Lallas 22, Texas
Stanford Research Institute
Menlo Park, California
Attn: Dr. A.E. Brain
Harvard Medical School
Boston, Massachusetts
Dr. D.H. Hubel
National Bureau of Standards Washington 25, D.C. Attn: Dr. Russell Kirsch

Rockefeller Institute
New York 21, New York
Attn: Dr. Bruce W. Knight
University of Chicago
Committee on Mathematical Biology
Chicago, Illinots
Attn: Professor N. Rashevsky
California Institute of Technology Department of Biology
Pasadena, Californio
Attn: Professor Ronald Sperry

## Addressee

(1 copy each)

University of Illinois
Digital Computer Laboratory
Urbana, Illinois
Attn: Dr. Bruce McCormick
McG111 University
Psychology Department
Montreal, Canada
Attn: Dr. Peter Milner
Massachusetts Institute of Technology
Research Laboratory of Electronics
Lexington 73, Mass.
Attn: Professor Walter Rosenblith
Air Force Office of Scientific Research Information Research Div.
Washington 25, D.C.
Attn: R.W. Swanson

## Addressee

(1 copy each)

Laboratory for Electronics, Inc.
1079 Commonwealth Ave.
Boston 15, Massachusetts
Attn: Dr, H. Fuller
Stanford Research !nstitute
Computer Laboratory
Menio Park, California
Attn: H.D. Crane
The Rand Corp.
1700 Mainst.
Santa Monica, California
Attn: Numerical Analysis Dept. Willis H. Ware

Univ. of Oregon
Portland, Oregon
Attn: Medicel Schcol, Dr. Tuntur:
Zator Co
140 1/2 Mt. Auburn Street
Cambridge 38, :ass.
Attn: Caivin N. Mooers
Massachusetts Institute of Technology Cambridge 39, Mass.
Attn: Prof. John McCarthy, 26-007B
Office of Naval Research
Washington 25, D.C.
Attn: Code 430
Carnegie !nstitute of Technology Pittsburgh, Penrsylvania
Attr: Director, Computation Cntr , Alan J. Perlis

Rone Air Development Center, RCOR DCS/Operations, USAF Griffiss Air Force Base, New York Attn: Irving J. Gabelman

Air Force Office of Scientific Research Directorate of Information Sciences Washington 25, D.C.
Attn: Dr. Harold Wooster

Addressee
(1 copy each)

Hunter College
New York 21, N.Y.
At.tn: Dean Mina Rees
Radio Corporation of America 306/2
Data Systems Division
8500 Balboa Blvd.
Van Nuys, California
Attn: Joseph E. Karroll
Mr. Sidney Kaplan
1814 Glen Park Avenue
Silver Spring, Marland
Stanford Research Institute
Menlo Park, California
Attn: Dr. Charles Rosen Applied Physics Laboratory

University of California
Department of Mathematics
Berkeley, California
Attn. Prof. H.J. Bremermann
National Bureau of Standards
Washington 25, D.C.
Attn: Miss Ida Rhodes, 220 Stucco Bldg.
University of Saskatchewan
College of Engineering
Saskatoon, Canada
Attn H.C. Ratz
Northeastern University
360 Huntington Avenue
Soston, Massachusetts
Attn: Prof. L.O. Dolansky
Dr. Stanley Winkler
IBM Corporation
Federal Systems Division
326 E. Montgomery Avenue
Rockville, Maryland
L.G. Hanscom Field/AF-CRL-CRRB/

Bedford, Mass.
Attn. Dr. H.H. Zschirnt

BLANK PAGE


[^0]:    * Drawings listed after section headings refer to CSRP file numbers.
    $t$ References are listed at the end of the report.

[^1]:    * This unusual transistor configuration is necessitated by the fact that the output of the double ended difference amplifier is not referenced to ground.

[^2]:    * Provision is also made to freeze the response of the R-units by cutting off the reference pulse. This precludes state changes prompted only by the tail end of a word in the delay registers.

