1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
|
/* $Id: start.S,v 1.1.1.1 2006/09/14 01:59:08 root Exp $ */
/*
* Copyright (c) 2001 Opsycon AB (www.opsycon.se)
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by Opsycon AB, Sweden.
* 4. The name of the author may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
*/
#ifndef _KERNEL
#define _KERNEL
#endif
#include <asm.h>
#include <regnum.h>
#include <cpu.h>
#include <pte.h>
#include "pmon/dev/ns16550.h"
#include "target/prid.h"
#include "target/sbd.h"
#include "target/bonito.h"
#include "target/via686b.h"
#include "target/i8254.h"
#include "target/isapnpreg.h"
#include "loongson3_def.h"
/*
* Register usage:
*
* s0 link versus load offset, used to relocate absolute adresses.
* s1 free
* s2 memory size.
* s3 free.
* s4 Bonito base address.
* s5 dbg.
* s6 sdCfg.
* s7 rasave.
* s8 L3 Cache size.
*/
.set noreorder
.globl _start
.globl start
.globl __main
_start:
start:
.globl stack
stack = start - 0x4000 /* Place PMON stack below PMON start in RAM */
/* NOTE!! Not more that 16 instructions here!!! Right now it's FULL! */
mtc0 zero, COP_0_STATUS_REG
mtc0 zero, COP_0_CAUSE_REG
li t0, SR_BOOT_EXC_VEC /* Exception to Boostrap Location */
mtc0 t0, COP_0_STATUS_REG
la sp, stack
la gp, _gp
WatchDog_Close
/* spi speedup */
li t0, 0xbfe00220
li t1, 0x07
sb t1, 0x4(t0)
bal locate /* Get current execute address */
nop
/*
* Reboot vector usable from outside pmon.
*/
.align 8
ext_map_and_reboot:
bal CPU_TLBClear
nop
li a0, 0xc0000000
li a1, 0x40000000
bal CPU_TLBInit
nop
la v0, tgt_reboot
la v1, start
subu v0, v1
lui v1, 0xffc0
daddu v0, v1
jr v0
nop
/*
* Exception vectors here for rom, before we are up and running. Catch
* whatever comes up before we have a fully fledged exception handler.
*/
.align 9 /* bfc00200 */
la a0, v200_msg
bal stringserial
nop
b exc_common
.align 7 /* bfc00280 */
la a0, v280_msg
bal stringserial
nop
b exc_common
/* Cache error */
.align 8 /* bfc00300 */
PRINTSTR("\r\nPANIC! Unexpected Cache Error exception! ")
mfc0 a0, COP_0_CACHE_ERR
bal hexserial
nop
b exc_common
/* General exception */
.align 7 /* bfc00380 */
la a0, v380_msg
bal stringserial
nop
b exc_common
.align 8 /* bfc00400 */
la a0, v400_msg
bal stringserial
nop
b exc_common
nop
/* Debug exception */
.align 7 /* bfc00480 */
#include "exc_ejtag.S"
exc_common:
.set mips64
mfc0 t0, $15, 1
.set mips3
PRINTSTR("\r\nCPU ID=")
move a0, t0
bal hexserial
nop
PRINTSTR("\r\nCAUSE=")
mfc0 a0, COP_0_CAUSE_REG
bal hexserial
nop
PRINTSTR("\r\nSTATUS=")
mfc0 a0, COP_0_STATUS_REG
bal hexserial
nop
PRINTSTR("\r\nERRORPC=")
mfc0 a0, COP_0_ERROR_PC
bal hexserial
nop
PRINTSTR("\r\nEPC=")
mfc0 a0, COP_0_EXC_PC
bal hexserial
nop
PRINTSTR("\r\nBADADDR=")
mfc0 a0, COP_0_BAD_VADDR
bal hexserial
nop
#ifndef ROM_EXCEPTION
PRINTSTR("\r\nDERR0=")
mfc0 a0, COP_0_DERR_0
bal hexserial
nop
PRINTSTR("\r\nDERR1=")
mfc0 a0, COP_0_DERR_1
bal hexserial
nop
#endif
1:
b 1b
nop
.align 8
nop
.align 8
.word read
.word write
.word open
.word close
.word nullfunction
.word printf
.word vsprintf
.word nullfunction
.word nullfunction
.word getenv
.word nullfunction
.word nullfunction
.word nullfunction
.word nullfunction
/*
* We get here from executing a bal to get the PC value of the current execute
* location into ra. Check to see if we run from ROM or if this is ramloaded.
*/
locate:
la s0, start
subu s0, ra, s0
and s0, 0xffff0000
li t0,SR_BOOT_EXC_VEC
mtc0 t0,COP_0_STATUS_REG
mtc0 zero,COP_0_CAUSE_REG
.set noreorder
li bonito,PHYS_TO_UNCACHED(BONITO_REG_BASE)
mfc0 t0, CP0_STATUS
li t1, 0x00e0 # {cu3,cu2,cu1,cu0}<={0110, status_fr<=1
or t0, t0, t1
mtc0 t0, CP0_STATUS
/* here we get l2 cache initialized */
.set mips64
mfc0 t0, $15, 1
.set mips3
andi t0, t0, 0x3ff
dli a0, 0x9800000000000000
andi t1, t0, 0x3 /* core id */
dsll t2, t1, 18
or a0, t2, a0 /* 256KB offset for the each core */
andi t2, t0, 0xc /* node id */
dsll t2, 42
or a0, t2, a0 /* get the L2 cache address */
dsll t1, t1, 8
or t1, t2, t1
dli t2, NODE0_CORE0_BUF0
or t1, t2, t1
li a0, DUMMY_3B7
li k0, 0x5a5a5a5a
sw k0, 0(a0)
lw a0, 0(a0)
subu a0, a0, k0
dli k0, BOOTCORE_ID
.set mips64
movn k0, zero, a0
.set mips3
bne t0, k0, slave_main
nop
bal initserial
nop
bal initserial1
nop
bnez k0, 1f
nop
PRINTSTR("Shut down other cores\r\n")
li a0, 0xbfe001d0
// li a1, BOOTCORE_ID
move a1, k0
sll a1, 2
li t1, 0xf
sll a1, t1, a1
li t1, 0x88888888
or t1, a1, t1
sw t1, 0x0(a0)
li t1, 0x00000000
or t1, a1, t1
sw t1, 0x0(a0)
1:
PRINTSTR("NOT Shut down other cores\r\n")
bsp_start:
PRINTSTR("\r\nPMON2000 MIPS Initializing. Standby...\r\n")
bnez s0, 1f
nop
li a0, 128
la v0, initmips
jr v0
nop
1:
/*
* Now determine DRAM configuration and size by
* reading the I2C EEROM on the DIMMS
*/
##############################################
/*
* now, we just write ddr2 parameters directly.
* we should use i2c for memory auto detecting.
*/
gs_2f_v3_ddr2_cfg:
//Read sys_clk_sel
TTYDBG ("\r\n0xbfe00190 : ")
li t2,0xbfe00190
ld t1, 0x0(t2)
dsrl a0, t1, 32
bal hexserial
nop
move a0, t1
bal hexserial
nop
TTYDBG ("\r\nCPU CLK SEL : ")
dsrl t1, t1, 32
andi a0, t1, 0x3f
bal hexserial
nop
TTYDBG ("\r\n")
TTYDBG ("MEM CLK SEL : ")
dsrl t0, t1, 6
andi a0, t0, 0xf
bal hexserial
nop
TTYDBG ("\r\n")
#define SOFT_CLKSEL
#ifdef SOFT_CLKSEL
//#define NODE_LOOPC 32 //800MHz
#define NODE_LOOPC 40 //1.0GHz
#define NODE_REFC 1
#define NODE_DIV 1
//#define DDR_LOOPC 24 //400MHz
//#define DDR_LOOPC 28 //466MHz
//#define DDR_LOOPC 30 //500MHz
#define DDR_LOOPC 32 //533MHz
//#define DDR_LOOPC 34 //566MHz
//#define DDR_LOOPC 36 //600MHz
//#define DDR_LOOPC 38 //633MHz
#define DDR_REFC 1
#define DDR_DIV 2
//#define CORE_LOOPC 32 //0.8G
//#define CORE_LOOPC 40 //1.0G
//#define CORE_LOOPC 46 //1.15G
//#define CORE_LOOPC 48 //1.2G
#define CORE_LOOPC 44 //1.1g
//#define CORE_LOOPC 50 //1.25G
//#define CORE_LOOPC 52 //1.3G OK @ 1.15, pass the stressapptest
//#define CORE_LOOPC 54 //1.35G OK @ 1.15v but (bit 33 cause error, make 0 to 1 at stressapptest)
//#define CORE_LOOPC 56 //1.4G
//#define CORE_LOOPC 57 //1.425G
//#define CORE_LOOPC 58 //1.45G
//#define CORE_LOOPC 60 //1.5G OK @ 1.3v
//#define CORE_LOOPC 62 //1.55G
#define CORE_REFC 1
#define CORE_DIV 1
#define L1_LOOPC 40
#define L1_REFC 1
#define L1_DIV 4
#define BYPASS_CORE 0x0
#define BYPASS_NODE 0x0
#define BYPASS_L1 0x0
#define BYPASS_REFIN 0x1
//#define CHANGE_VOLT
#ifdef CHANGE_VOLT
#define CORE_1150MV (0X4a << 2)
#define CORE_1200MV (0X42 << 2)
#define CORE_1250MV (0X3a << 2)
#define CORE_1300MV (0X32 << 2)
#define CORE_1350MV (0X2a << 2)
#define CORE_1400MV (0X22 << 2)
#define CORE_1450MV (0X1a << 2)
#define CORE_VOLT CORE_1150MV
TTYDBG ("Change core volt to ")
li a0, CORE_VOLT
bal hexserial
nop
li t0, 0xbfe00100
li a0, CORE_VOLT
sw a0, 28(t0)
li a1, 0xfc03 /*use gpio 2~7 */
lw a2, 32(t0)
and a2, a2, a1
sw a2, 32(t0)
li a0, 0xffffffff /*wait for long enough */
beqz a0, 1f
addiu a0, -1
1:
#endif
TTYDBG ("Soft CLK SEL adjust begin\r\n")
li t0, 0xbfe00194
lw a0, 0x0(t0)
li a1, 0x20
and a0, a0, a1
bnez a0, soft_mem
nop
soft_sys:
TTYDBG ("CORE & NODE:")
li t0, 0xbfe001b0
dli a0, (0x7 << 19) // power down pll for 3b6 and 3b7 only
sw a0, 0x0(t0)
dli a0, (NODE_LOOPC << 22) | (NODE_REFC << 16) | (L1_DIV << 10) | L1_LOOPC
sw a0, 0x4(t0)
dli a0, (CORE_DIV << 22) | (CORE_LOOPC << 12) | (CORE_REFC << 6) | NODE_DIV
sw a0, 0x8(t0)
dli a0, (L1_REFC << 26) | (0x3f << 10 ) | (0x7<< 7) | (BYPASS_REFIN << 6) | \
(BYPASS_CORE << 5) | (BYPASS_NODE << 4) | (BYPASS_L1 << 3) | 0x4
sw a0, 0x0(t0)
wait_locked_sys:
lw a0, 0x0(t0)
li a1, 0x00070000
and a0, a1, a0
beqz a0, wait_locked_sys
nop
lw a0, 0x0(t0)
ori a0, a0, 0x3
sw a0, 0x0(t0)
bal hexserial
nop
soft_mem:
li t0, 0xbfe00194
lw a0, 0x0(t0)
li a1, 0x200
and a0, a0, a1
bnez a0, soft_ht
nop
TTYDBG ("\r\nMEM :")
li t0, 0xbfe001c0
dli a0, (DDR_DIV << 24) | (DDR_LOOPC << 14) | (DDR_REFC << 8) | (0x3 << 4) | (0x1 << 3) | 0x2
sw a0, 0x0(t0)
wait_locked_ddr:
lw a0, 0x0(t0)
li a1, 0x00000040
and a0, a0, a1
beqz a0, wait_locked_ddr
nop
lw a0, 0x0(t0)
ori a0, a0, 0x1
sw a0, 0x0(t0)
bal hexserial
nop
soft_fdcoefficient:
TTYDBG ("\r\nfdcoefficient :")
li t0,0xbfe001c0
ld t1,0x0(t0)
dsrl a0,t1,8
and a0,a0,63
dsrl a1,t1,14
and a1,a1,1023
dmul a0,a0,a1
dsrl a1,t1,24
and a1,a1,63
ddiv a0,a0,a1
bal hexserial
nop
soft_ht:
TTYDBG ("\r\nHT :")
li t0, 0xbfe001b0
lw a0, 0x14(t0)
bal hexserial
nop
soft_out:
TTYDBG ("\r\n")
#endif
TTYDBG ("\r\nMC RESET\r\n")
li t0, 0xbfe00180
lw a2, 0x0(t0)
li v1, 0x1080
not v1, v1
and a2, a2, v1
sw a2, 0x0(t0)
not v1, v1
or a2, a2, v1
sw a2, 0x0(t0)
##########################################
#include "loongson3_fixup.S"
bal beep_on
nop
li a0,0x1000
1:
addiu a0,-1
nop
bnez a0,1b
nop
bal beep_off
nop
##########################################
PRINTSTR("Init TLB...\r\n")
bal tlb_init
nop
PRINTSTR("L1 caches init\r\n")
bal godson2_cache_init
nop
PRINTSTR("Init htpcitlb...\r\n")
#include "pcitlb.S" /* map 0x1000000-0x1700000 to 0x4000000 */
/*
* Reset and initialize l1 caches to a known state.
*/
bal vcache_init
nop
la a0, slave_main
bal hexserial
nop
la a0, slave_main_end
bal hexserial
nop
la a0, slave_main
la a2, slave_main_end
daddi a0,a0, -0x500
daddi a2,a2, 0x500
li a1, 0x0fffe0
and a0,a0,a1
and a2,a2,a1
dli a1, 0x9800000000000000
or a0, a0,a1
or a2, a2,a1
daddi a2, a2, 0x20
bal scache_init_mini
nop
#define SYSTEM_INIT_SCACHE 0x12345
dli t0, NODE0_CORE0_BUF0 #buf of cpu0 we need bootcore_id
dli t3, BOOTCORE_ID
dsll t3, 8
or t0, t0, t3
li t1, SYSTEM_INIT_OK
sw t1, FN_OFF(t0)
TTYDBG("scache init node 0\r\n")
la a2, slave_main
daddi a2, a2, -0x500
li a1, 0x0fffe0
and a2, a2, a1
dli a0, 0x9800000000000000
or a2, a2,a0
bal scache_init_mini
nop
la a0, slave_main_end
daddi a0, a0, 0x500
li a1, 0x0fffe0
and a0,a0,a1
and a2,a2,a1
dli a1, 0x9800000000000000
or a0, a0,a1
daddi a0, a0, 0x20
dli a2, 0x9800000000100000
bal scache_init_mini
nop
TTYDBG("scache init node 1\r\n")
dli a0, 0x9800100000000000
bal scache_init_64
nop
## enable kseg0 cachablilty####
mfc0 t6, CP0_CONFIG
ori t6, t6, 7
xori t6, t6, 4
mtc0 t6, CP0_CONFIG
#jump to cached kseg0 address
PRINTSTR("Jump to 9fc\r\n")
lui t0, 0xdfff
ori t0, t0, 0xffff
bal 1f
nop
1:
and ra, ra, t0
addiu ra, ra, 16
jr ra
nop
//##########################################
//DDR config start
//cxk
####################################
#include "ddr_dir/lsmc_ddr_param_define.h"
#include "ddr_dir/ddr_config_define.h"
#define DDR_DLL_BYPASS
//#define DISABLE_DIMM_ECC
#define PRINT_MSG
//#define DEBUG_DDR
//#define DEBUG_DDR_PARAM
#define DDR_DLL_BYPASS
dli msize, 0
TTYDBG("NODE 0 MEMORY CONFIG BEGIN\r\n")
#ifdef AUTO_DDR_CONFIG
dli s1, 0xff100000
#else
dli s1, 0xc3e30200
#endif
#include "ddr_dir/loongson3B5_ddr_config.S"
beqz s1, node0_no_mem
nop
b node0_has_mem
nop
node0_no_mem:
bal beep_on
nop
1:
b 1b
nop
node0_has_mem:
##########################################
#ifdef MULTI_CHIP
TTYDBG("NODE 1 MEMORY CONFIG BEGIN\r\n")
#ifdef AUTO_DDR_CONFIG
dli s1, 0xff320001
#else
dli s1, 0xc3e30201
#endif
#include "ddr_dir/loongson3B5_ddr_config.S"
#endif
##########################################
/* test memory */
li t0, 0xa0000000
dli a0, 0x5555555555555555
sd a0, 0x0(t0)
dli a0, 0xaaaaaaaaaaaaaaaa
sd a0, 0x8(t0)
dli a0, 0x3333333333333333
sd a0, 0x10(t0)
dli a0, 0xcccccccccccccccc
sd a0, 0x18(t0)
dli a0, 0x7777777777777777
sd a0, 0x20(t0)
dli a0, 0x8888888888888888
sd a0, 0x28(t0)
dli a0, 0x1111111111111111
sd a0, 0x30(t0)
dli a0, 0xeeeeeeeeeeeeeeee
sd a0, 0x38(t0)
PRINTSTR("The uncache data is:\r\n")
dli t1, 8
dli t5, 0x9000000000000000
1:
ld t6, 0x0(t5)
move a0, t5
and a0, a0, 0xfff
bal hexserial
nop
PRINTSTR(": ")
dsrl a0, t6, 32
bal hexserial
nop
move a0, t6
bal hexserial
nop
PRINTSTR("\r\n")
daddiu t1, t1, -1
daddiu t5, t5, 8
bnez t1, 1b
nop
PRINTSTR("The cached data is:\r\n")
dli t1, 8
dli t5, 0x9800000000000000
1:
ld t6, 0x0(t5)
move a0, t5
and a0, a0, 0xfff
bal hexserial
nop
PRINTSTR(": ")
dsrl a0, t6, 32
bal hexserial
nop
move a0, t6
bal hexserial
nop
PRINTSTR("\r\n")
daddiu t1, t1, -1
daddiu t5, t5, 8
bnez t1, 1b
nop
GET_MC0_MEMSIZE
beqz a1, out_test
nop
dli t0, 0x9000100000000000
dli a0, 0x5555555555555555
sd a0, 0x0(t0)
dli a0, 0xaaaaaaaaaaaaaaaa
sd a0, 0x8(t0)
dli a0, 0x3333333333333333
sd a0, 0x10(t0)
dli a0, 0xcccccccccccccccc
sd a0, 0x18(t0)
dli a0, 0x7777777777777777
sd a0, 0x20(t0)
dli a0, 0x8888888888888888
sd a0, 0x28(t0)
dli a0, 0x1111111111111111
sd a0, 0x30(t0)
dli a0, 0xeeeeeeeeeeeeeeee
sd a0, 0x38(t0)
PRINTSTR("The uncache data is:\r\n")
dli t1, 8
dli t5, 0x9000100000000000
1:
ld t6, 0x0(t5)
move a0, t5
and a0, a0, 0xfff
bal hexserial
nop
PRINTSTR(": ")
dsrl a0, t6, 32
bal hexserial
nop
move a0, t6
bal hexserial
nop
PRINTSTR("\r\n")
daddiu t1, t1, -1
daddiu t5, t5, 8
bnez t1, 1b
nop
PRINTSTR("The cached data is:\r\n")
dli t1, 8
dli t5, 0x9800100000000000
1:
ld t6, 0x0(t5)
move a0, t5
and a0, a0, 0xfff
bal hexserial
nop
PRINTSTR(": ")
dsrl a0, t6, 32
bal hexserial
nop
move a0, t6
bal hexserial
nop
PRINTSTR("\r\n")
daddiu t1, t1, -1
daddiu t5, t5, 8
bnez t1, 1b
nop
out_test:
#ifdef DEBUG_DDR
PRINTSTR("\r\nDo test?(0xf: skip): ")
bal inputaddress
nop
and v0, v0, 0xf
dli a1, 0x1
bgt v0, a1, 2f
nop
dli s1, 0x0008000080000000 //NODE 0, start from 0x80000000
PRINTSTR("\r\ndefault s1 = 0x");
dsrl a0, s1, 32
bal hexserial
nop
PRINTSTR("__")
move a0, s1
bal hexserial
nop
PRINTSTR("\r\nChange test param s1(0: skip)?: ")
bal inputaddress
nop
beqz v0, 1f
nop
move s1, v0
1:
dli t1, 0x0010
bal test_mem
nop
move t1, v0
PRINTSTR("\r\n")
dsrl a0, t1, 32
bal hexserial
nop
move a0, t1
bal hexserial
nop
beqz t1, 2f
nop
PRINTSTR(" Error found!!\r\n")
2:
#endif
#ifdef LOCK_SCACHE
bal lock_scache
nop
TTYDBG("cache lock done\r\n")
nop
#endif
##########################################
dli a1, 0xffffffffffffffff
dli a0, 0x900010003ff06000
sd a1, 0xc0(a0)
sd a1, 0xc8(a0)
sd a1, 0xd0(a0)
sd a1, 0xd8(a0)
sd a1, 0xe0(a0)
sd a1, 0xe8(a0)
sd a1, 0xf0(a0)
sd a1, 0xf8(a0)
dli a0, 0x900000003ff02000
sd a1, 0xc0(a0)
sd a1, 0xc8(a0)
sd a1, 0xd0(a0)
sd a1, 0xd8(a0)
sd a1, 0xe0(a0)
sd a1, 0xe8(a0)
sd a1, 0xf0(a0)
sd a1, 0xf8(a0)
#########################################
#ifdef LS3_HT
#include "loongson3_HT_init.S"
#endif
#include "3aserver_bridge_config.S"
##########################################
PRINTSTR("\r\n======X1 core0 map windows:\r\n")
li t1, 23
dli t2, 0x900000003ff02000
1:
move a0, t2
bal hexserial64
nop
PRINTSTR(": ")
ld a0, 0x0(t2)
bal hexserial64
nop
PRINTSTR("\r\n")
daddiu t2, t2, 8
bnez t1, 1b
addiu t1, t1, -1
PRINTSTR("\r\n======X1 ht map windows:\r\n")
li t1, 23
dli t2, 0x900000003ff02700
1:
move a0, t2
bal hexserial64
nop
PRINTSTR(": ")
ld a0, 0x0(t2)
bal hexserial64
nop
PRINTSTR("\r\n")
daddiu t2, t2, 8
bnez t1, 1b
addiu t1, t1, -1
PRINTSTR("\r\n======X2 cpu map windows:\r\n")
li t1, 23
dli t2, 0x900000003ff00000
1:
move a0, t2
bal hexserial64
nop
PRINTSTR(": ")
ld a0, 0x0(t2)
bal hexserial64
nop
PRINTSTR("\r\n")
daddiu t2, t2, 8
bnez t1, 1b
addiu t1, t1, -1
PRINTSTR("\r\n======X2 pci map windows:\r\n")
li t1, 23
dli t2, 0x900000003ff00100
1:
move a0, t2
bal hexserial64
nop
PRINTSTR(": ")
ld a0, 0x0(t2)
bal hexserial64
nop
PRINTSTR("\r\n")
daddiu t2, t2, 8
bnez t1, 1b
addiu t1, t1, -1
PRINTSTR("\r\n======read HT config reg:\r\n")
dli t2, 0x90000efdfb000000
move a0, t2
bal hexserial64
nop
PRINTSTR(": ")
ld a0, 0x0(t2)
bal hexserial64
nop
PRINTSTR("\r\n")
daddiu a0, t2, 0x60
bal hexserial64
nop
PRINTSTR(": ")
ld a0, 0x60(t2)
bal hexserial64
nop
PRINTSTR("\r\n")
daddiu a0, t2, 0x68
bal hexserial64
nop
PRINTSTR(": ")
ld a0, 0x68(t2)
bal hexserial64
nop
PRINTSTR("\r\n")
daddiu a0, t2, 0x70
bal hexserial64
nop
PRINTSTR(": ")
ld a0, 0x70(t2)
bal hexserial64
nop
PRINTSTR("\r\n")
##########################################
#include "machine/newtest/newdebug.S"
##########################################
bootnow:
bal spd_info_store
nop
TTYDBG("Copy PMON to execute location...\r\n")
#ifdef DEBUG_LOCORE
TTYDBG(" start = 0x")
la a0, start
bal hexserial
nop
TTYDBG("\r\n s0 = 0x")
move a0, s0
bal hexserial
nop
TTYDBG("\r\n _edata = 0x")
la a0, _edata
bal hexserial
nop
TTYDBG("\r\n _end = 0x")
la a0, _end
bal hexserial
nop
#endif
la a0, start
li a1, 0x9fc00000
la a2, _edata
/* copy text section */
1:
lw a3, 0(a1)
sw a3, 0(a0)
daddu a0, 4
bne a2, a0, 1b
daddu a1, 4
PRINTSTR("copy text section done.\r\n")
/* Clear BSS */
la a0, _edata
la a2, _end
2:
sw zero, 0(a0)
daddu a0, 4
bne a2, a0, 2b
nop
TTYDBG("Copy PMON to execute location done.\r\n")
bnez k0, 1f
nop
PRINTSTR("Wake up other cores\r\n")
/* Set clock low for a safe shift */
li t0, 0xbfe001b0
lw a0, 0x0(t0)
li a1, 0xfffffffe
and a0, a0, a1
sw a0, 0x0(t0)
li a0, 0xbfe001d0
//li a1, BOOTCORE_ID
move a1, k0
sll a1, 2
li t1, 0xf
sll a1, t1, a1
li t1, 0x88888888
or t1, a1, t1
sw t1, 0x0(a0)
li t0, 0xbfe001b0
lw a0, 0x0(t0)
ori a0, a0, 0x1
sw a0, 0x0(t0)
li a0, 0xbfe001d0
li t1, 0xffffffff
sw t1, 0x0(a0)
1:
PRINTSTR("NOT Wake up other cores\r\n")
TTYDBG("sp=");
move a0, sp
bal hexserial
nop
li a0, 4096*1024
sw a0, CpuTertiaryCacheSize /* Set L3 cache size */
PRINTSTR("\r\n")
/* pass pointer to kseg1 tgt_putchar */
la a1, tgt_putchar
daddu a1, a1, s0
la a2, stringserial
daddu a2, a2, s0
move a0,msize
dli t0, NODE0_CORE0_BUF0 #buf of cpu0 we need bootcore_id
dli t3, BOOTCORE_ID
dsll t3, 8
or t0, t0, t3
li t1, SYSTEM_INIT_OK
sw t1, FN_OFF(t0)
nop
la v0, initmips
jalr v0
nop
stuck:
b stuck
nop
/* end of man start.S */
/*
* Clear the TLB. Normally called from start.S.
*/
#if __mips64
#define MTC0 dmtc0
#else
#define MTC0 mtc0
#endif
LEAF(get_mem_clk)
li t0,0xbfe00190
ld t1,0x0(t0)
dsrl t2,t1,38
andi t2,t2,0x0000001f
move v0,t2
nop
jr ra
nop
END(get_mem_clk)
LEAF(CPU_TLBClear)
li a3, 0 # First TLB index.
li a2, PG_SIZE_4K
MTC0 a2, COP_0_TLB_PG_MASK # Whatever...
1:
MTC0 zero, COP_0_TLB_HI # Clear entry high.
MTC0 zero, COP_0_TLB_LO0 # Clear entry low0.
MTC0 zero, COP_0_TLB_LO1 # Clear entry low1.
mtc0 a3, COP_0_TLB_INDEX # Set the index.
addiu a3, 1
li a2, 64
nop
nop
tlbwi # Write the TLB
bne a3, a2, 1b
nop
jr ra
nop
END(CPU_TLBClear)
/*
* Set up the TLB. Normally called from start.S.
*/
LEAF(CPU_TLBInit)
li a3, 0 # First TLB index.
li a2, PG_SIZE_16M
MTC0 a2, COP_0_TLB_PG_MASK # All pages are 16Mb.
1:
and a2, a0, PG_SVPN
MTC0 a2, COP_0_TLB_HI # Set up entry high.
move a2, a0
srl a2, a0, PG_SHIFT
and a2, a2, PG_FRAME
ori a2, PG_IOPAGE
MTC0 a2, COP_0_TLB_LO0 # Set up entry low0.
daddu a2, (0x01000000 >> PG_SHIFT)
MTC0 a2, COP_0_TLB_LO1 # Set up entry low1.
mtc0 a3, COP_0_TLB_INDEX # Set the index.
addiu a3, 1
li a2, 0x02000000
subu a1, a2
nop
tlbwi # Write the TLB
bgtz a1, 1b
daddu a0, a2 # Step address 32Mb.
jr ra
nop
END(CPU_TLBInit)
LEAF(spd_info_store)
move t8,ra
TTYDBG("\r\n spd_info_store begain.\r\n")
dli t5, 0xffffffff8fffa000;
dli t7, 0xa1;
dli t6, 0xa9;
4:
move a0, t7
dli a1, 0x2;
//GET_I2C_NODE_ID_a2
bal i2cread;
nop;
dli t3, 0x80
bltu v0, t3, 2f
nop;
move t3, t5;
daddiu t3, 0x100;
move t4, t5;
1:
sb zero,0(t4);
daddiu t4, 0x1;
bltu t4, t3, 1b
nop;
b 3f
nop;
2:
move t4, t5;
dli t0, 0x0; //used as counter
1:
move a0, t7;
move a1, t0;
//GET_I2C_NODE_ID_a2
bal i2cread;
nop;
sb v0, 0(t4);
dli a1, 0x100
daddiu t4, 0x1;
daddiu t0, 0x1;
bne t0, a1, 1b;
nop
3:
daddiu t5, 0x100;
daddiu t7, 0x2;
bltu t7, t6, 4b
nop
TTYDBG("\r\n spd_info_store done.\r\n")
jr t8
nop
END(spd_info_store)
LEAF(stringserial)
move a2, ra
#ifdef ROM_EXCEPTION
li a1,0x3ec00000
daddu a1, a0, a1
#else
daddu a1, a0, s0
#endif
lbu a0, 0(a1)
1:
beqz a0, 2f
nop
bal tgt_putchar
nop
bal tgt_putchar1
addiu a1, 1
b 1b
lbu a0, 0(a1)
2:
j a2
nop
END(stringserial)
LEAF(outstring)
move a2, ra
move a1, a0
lbu a0, 0(a1)
1:
beqz a0, 2f
nop
bal tgt_putchar
addiu a1, 1
b 1b
lbu a0, 0(a1)
2:
j a2
nop
END(outstring)
LEAF(hexserial)
move a2, ra
move a1, a0
li a3, 7
1:
rol a0, a1, 4
move a1, a0
and a0, 0xf
#ifdef ROM_EXCEPTION
la v0, (hexchar+0x3ec00000)
#else
la v0, hexchar
daddu v0, s0
#endif
daddu v0, a0
bal tgt_putchar
lbu a0, 0(v0)
bnez a3, 1b
daddu a3, -1
j a2
nop
END(hexserial)
#ifdef USE_LPC_UART
LEAF(tgt_putchar)
# la v0, COM1_BASE_ADDR
la v0, COM3_BASE_ADDR
1:
lbu v1, NSREG(NS16550_LSR)(v0)
and v1, LSR_TXRDY
# li v1, 1
beqz v1, 1b
nop
sb a0, NSREG(NS16550_DATA)(v0)
move v1, v0
# la v0, COM1_BASE_ADDR
la v0, COM3_BASE_ADDR
bne v0, v1, 1b
nop
j ra
nop
END(tgt_putchar)
#else
LEAF(tgt_putchar)
la v0,GS3_UART_BASE
1:
lbu v1, NSREG(NS16550_LSR)(v0)
and v1, LSR_TXRDY
# li v1, 1
beqz v1, 1b
nop
sb a0, NSREG(NS16550_DATA)(v0)
move v1, v0
la v0, GS3_UART_BASE
bne v0, v1, 1b
nop
j ra
nop
END(tgt_putchar)
#endif
LEAF(tgt_putchar1)
la v0,GS3_UART1_BASE
1:
lbu v1, NSREG(NS16550_LSR)(v0)
and v1, LSR_TXRDY
beqz v1, 1b
nop
sb a0, NSREG(NS16550_DATA)(v0)
move v1, v0
la v0, GS3_UART1_BASE
bne v0, v1, 1b
nop
j ra
nop
END(tgt_putchar1)
LEAF(beep_on)
nop
dli t1,0x90000cfdfe00a080
lbu t0,0(t1)
or t0,0x04
sb t0,0(t1)
nop
jr ra
nop
END(beep_on)
LEAF(beep_off)
nop
dli t1,0x90000cfdfe00a080
lbu t0,0(t1)
and t0,0xfb
sb t0,0(t1)
nop
jr ra
nop
END(beep_off)
/* baud rate definitions, matching include/termios.h */
#define B0 0
#define B50 50
#define B75 75
#define B110 110
#define B134 134
#define B150 150
#define B200 200
#define B300 300
#define B600 600
#define B1200 1200
#define B1800 1800
#define B2400 2400
#define B4800 4800
#define B9600 9600
#define B19200 19200
#define B38400 38400
#define B57600 57600
#define B115200 115200
#ifdef USE_LPC_UART
LEAF(initserial)
# la v0, COM1_BASE_ADDR
la v0, COM3_BASE_ADDR
1:
#set UART FIFO
li v1, FIFO_ENABLE|FIFO_RCV_RST|FIFO_XMT_RST|FIFO_TRIGGER_4
sb v1, NSREG(NS16550_FIFO)(v0)
#set THR/RDR to BRDL mode
li v1, CFCR_DLAB #DLAB
sb v1, NSREG(NS16550_CFCR)(v0)
#set Baud rate low byte
li v1, NS16550HZ/(16*CONS_BAUD) #set BRDL
sb v1, NSREG(NS16550_DATA)(v0)
#set Baud rate high byte
srl v1, 8
sb v1, NSREG(NS16550_IER)(v0) #set BRDH
#set word length to 8bit
li v1, CFCR_8BITS #8bit
sb v1, NSREG(NS16550_CFCR)(v0)
#set DTR and RTS valid
li v1, MCR_DTR|MCR_RTS
sb v1, NSREG(NS16550_MCR)(v0)
#disable all interrupt
li v1, 0x0
sb v1, NSREG(NS16550_IER)(v0)
move v1, v0
la v0, COM3_BASE_ADDR
bne v0, v1, 1b
nop
j ra
nop
END(initserial)
#else
LEAF(initserial)
li a0, GS3_UART_BASE
li t1,128
sb t1,3(a0)
#ifdef BONITO_33M
li t1,0x12 # divider, highest possible baud rate,for 33M crystal
#else
#ifdef BONITO_25M
li t1,0x0e # divider, highest possible baud rate,for 25M crystal
#else
#ifdef BONITO_50M
li t1,0x1b # divider, highest possible baud rate,for 50M crystal
#endif
#endif
#endif
sb t1,0(a0)
li t1,0x0 # divider, highest possible baud rate
sb t1,1(a0)
li t1,3
sb t1,3(a0)
#srl t1,t1,0x8
li t1,0
sb t1,1(a0)
#li t1,1 # divider, highest possible baud rate
li t1,71
sb t1,2(a0)
jr ra
nop
END(initserial)
#endif
LEAF(initserial1)
li a0, GS3_UART1_BASE
li t1,128
sb t1,3(a0)
li t1,0x12 # divider, highest possible baud rate
sb t1,0(a0)
li t1,0x0 # divider, highest possible baud rate
sb t1,1(a0)
li t1,3
sb t1,3(a0)
li t1,0
sb t1,1(a0)
li t1,71
sb t1,2(a0)
jr ra
nop
END(initserial1)
LEAF(initserial_COM1)
la v0, COM1_BASE_ADDR
#la v0, 0xba0003f8
1:
#set UART FIFO
li v1, FIFO_ENABLE|FIFO_RCV_RST|FIFO_XMT_RST|FIFO_TRIGGER_4
sb v1, NSREG(NS16550_FIFO)(v0)
#set THR/RDR to BRDL mode
li v1, CFCR_DLAB #DLAB
sb v1, NSREG(NS16550_CFCR)(v0)
#set Baud rate low byte
li v1, NS16550HZ/(16*CONS_BAUD) #set BRDL
//li v1, 1843200/(16*CONS_BAUD) #set BRDL
sb v1, NSREG(NS16550_DATA)(v0)
#set Baud rate high byte
srl v1, 8
sb v1, NSREG(NS16550_IER)(v0) #set BRDH
#set word length to 8bit
li v1, CFCR_8BITS #8bit
sb v1, NSREG(NS16550_CFCR)(v0)
#set DTR and RTS valid
li v1, MCR_DTR|MCR_RTS
sb v1, NSREG(NS16550_MCR)(v0)
#disable all interrupt
li v1, 0x0
sb v1, NSREG(NS16550_IER)(v0)
move v1, v0
la v0, COM1_BASE_ADDR
#la v0, 0xba0002f8
bne v0, v1, 1b
nop
j ra
nop
END(initserial_COM1)
LEAF(stringserial_COM1)
move a2, ra
daddu a1, a0, s0
lbu a0, 0(a1)
1:
beqz a0, 2f
nop
bal tgt_putchar_COM1
addiu a1, 1
b 1b
lbu a0, 0(a1)
2:
j a2
nop
END(stringserial_COM1)
LEAF(hexserial_COM1)
move a2, ra
move a1, a0
li a3, 7
1:
rol a0, a1, 4
move a1, a0
and a0, 0xf
la v0, hexchar
daddu v0, s0
daddu v0, a0
bal tgt_putchar_COM1
lbu a0, 0(v0)
bnez a3, 1b
daddu a3, -1
j a2
nop
END(hexserial_COM1)
LEAF(tgt_putchar_COM1)
la v0, COM1_BASE_ADDR
1:
lbu v1, NSREG(NS16550_LSR)(v0)
and v1, LSR_TXRDY
beqz v1, 1b
nop
sb a0, NSREG(NS16550_DATA)(v0)
move v1, v0
la v0, COM1_BASE_ADDR
bne v0, v1, 1b
nop
j ra
nop
END(tgt_putchar_COM1)
#include "i2c.S"
#ifdef AUTO_DDR_CONFIG
#include "ddr_dir/detect_node_dimm_all.S"
#endif
__main:
j ra
nop
.rdata
transmit_pat_msg:
.asciz "\r\nInvalid transmit pattern. Must be DDDD or DDxDDx\r\n"
v200_msg:
.asciz "\r\nPANIC! Unexpected TLB refill exception!\r\n"
v280_msg:
.asciz "\r\nPANIC! Unexpected XTLB refill exception!\r\n"
v380_msg:
.asciz "\r\nPANIC! Unexpected General exception!\r\n"
v400_msg:
.asciz "\r\nPANIC! Unexpected Interrupt exception!\r\n"
hexchar:
.ascii "0123456789abcdef"
.text
.align 2
/*
* I2C Functions used in early startup code to get SPD info from
* SDRAM modules. This code must be entirely PIC and RAM independent.
*/
#define I2C_INT_ENABLE 0x80
#define I2C_ENABLE 0x40
#define I2C_ACK 0x04
#define I2C_INT_FLAG 0x08
#define I2C_STOP_BIT 0x10
#define I2C_START_BIT 0x20
#define I2C_AMOD_RD 0x01
#define BUS_ERROR 0x00
#define START_CONDITION_TRA 0x08
#define RSTART_CONDITION_TRA 0x10
#define ADDR_AND_WRITE_BIT_TRA_ACK_REC 0x18
#define ADDR_AND_READ_BIT_TRA_ACK_REC 0x40
#define SLAVE_REC_WRITE_DATA_ACK_TRA 0x28
#define MAS_REC_READ_DATA_ACK_NOT_TRA 0x58
LEAF(nullfunction)
jr ra
nop
END(nullfunction)
/*
loogson 3a has 4 x l2 cache body, each of which is 4 way, 32Byte per line,
1 MBype size by defaut, use phys addr bit[5:6] to select which body, and
phys addr [0:1] to select which way, this function expect para a0 is a
0x40000-aligned xphys address
*/
LEAF(scache_init_mini)
move t7, ra
#dli a2, 0x00100000 #4M/4way
li a1, 0x22
mtc0 a1, CP0_ECC
mtc0 zero, CP0_TAGHI
mtc0 zero, CP0_TAGLO
move v0, a0
#daddu v1, a2
move v1, a2
1:
cache Index_Store_Tag_S, 0x0(v0)
cache Index_Store_Tag_S, 0x1(v0)
cache Index_Store_Tag_S, 0x2(v0)
cache Index_Store_Tag_S, 0x3(v0)
daddiu v0, v0, 0x20
bne v0, v1, 1b
nop
jr ra
nop
END(scache_init_mini)
LEAF(scache_init_64)
move t7, ra
dli a2, 0x00100000 #4M/4way
li a1, 0x22
mtc0 a1, CP0_ECC
mtc0 zero, CP0_TAGHI
mtc0 zero, CP0_TAGLO
move v0, a0
daddu v1, a0, a2
1:
cache Index_Store_Tag_S, 0x0(v0)
cache Index_Store_Tag_S, 0x1(v0)
cache Index_Store_Tag_S, 0x2(v0)
cache Index_Store_Tag_S, 0x3(v0)
daddiu v0, v0, 0x20
bne v0, v1, 1b
nop
jr ra
nop
END(scache_init_64)
LEAF(vcache_init)
lui a0, 0x8000
li a2, 0x4000
mtc0 zero, CP0_TAGHI
mtc0 zero, CP0_TAGLO
li t0, 0x22
mtc0 t0, CP0_ECC
move v0, a0
addu v1, a0, a2
1:
cache Index_Store_Tag_V, 0x0(v0)
cache Index_Store_Tag_V, 0x1(v0)
cache Index_Store_Tag_V, 0x2(v0)
cache Index_Store_Tag_V, 0x3(v0)
cache Index_Store_Tag_V, 0x4(v0)
cache Index_Store_Tag_V, 0x5(v0)
cache Index_Store_Tag_V, 0x6(v0)
cache Index_Store_Tag_V, 0x7(v0)
addiu v0, v0, 0x20
bne v0, v1, 1b
nop
jr ra
nop
END(vcache_init)
LEAF(tlb_init)
mtc0 zero, CP0_PAGEMASK
lui a0, 0x8000
li a1, 64
dmtc0 zero, CP0_ENTRYLO0
dmtc0 zero, CP0_ENTRYLO1
move v0, zero
1:
dmtc0 a0, CP0_ENTRYHI
mtc0 v0, CP0_INDEX
tlbwi
daddiu v0, v0, 1
bne v0, a1, 1b
daddiu a0, a0, 0x2000
jr ra
nop
END(tlb_init)
###############################
LEAF(hexserial64)
move t7,ra
move t6,a0
dsrl a0,32
bal hexserial
nop
move a0,t6
bal hexserial
nop
jr t7
END(hexserial64)
LEAF(clear_mailbox)
.set mips64
mfc0 t0, $15, 1
.set mips3
andi t0, t0, 0x3ff
andi t1, t0, 0x3
dsll t1, 8
andi t2, t0, 0xc
dsll t2, 42
or t1, t2, t1
dsrl t2, 30 /* for 3b/3c */
or t1, t2, t1
dli t2, NODE0_CORE0_BUF0
or t1, t1, t2
sd zero, FN_OFF(t1)
sd zero, SP_OFF(t1)
sd zero, GP_OFF(t1)
sd zero, A1_OFF(t1)
jr ra
nop
END(clear_mailbox)
/* initialize L1 D and I cache
loongson3a has 64KB 4 way, 32Byte/line L1 Dcache
loongson3a has 64KB 4 way, 32Byte/line L1 Icache
loongson use address[0:1] to select different way
*/
LEAF(godson2_cache_init)
lui a0, 0x8000
li a2, (1<<14) #64k/4way
mtc0 $0, CP0_TAGHI
mtc0 $0, CP0_TAGLO
li a1, 0x22
addu v0, $0, a0
addu v1, a0, a2
1:
slt a3, v0, v1
beq a3, $0, 2f
nop
mtc0 a1, CP0_ECC
cache Index_Store_Tag_D, 0x0(v0)
cache Index_Store_Tag_D, 0x1(v0)
cache Index_Store_Tag_D, 0x2(v0)
cache Index_Store_Tag_D, 0x3(v0)
mtc0 zero, CP0_ECC
cache Index_Store_Tag_I, 0x0(v0)
cache Index_Store_Tag_I, 0x1(v0)
cache Index_Store_Tag_I, 0x2(v0)
cache Index_Store_Tag_I, 0x3(v0)
b 1b
daddiu v0, v0, 0x20
2:
jr ra
nop
END(godson2_cache_init)
//lycheng
LEAF(nbmisc_read_index_mips)
dli t1, HT_CONFIG_ADDR
or t1, t1, a0
sw a1, NBMISC_INDEX(t1)
lw v0, 0x64(t1)
j ra
nop
END(nbmisc_read_index_mips)
LEAF(nbmisc_write_index_mips)
dli t1, HT_CONFIG_ADDR
or t1, t1, a0
or t2, a1, 0x80
sw t2, 0x60(t1)
sw a2, 0x64(t1)
j ra
nop
END(nbmisc_write_index_mips)
LEAF(post_code_mips)
li t0, CPU_POST_PORT
sb a0, 0x0(t0)
j ra
nop
END(post_code_mips)
LEAF(enable_rs780_dev8)
move t6, ra
li a0, 0x0
li a1, 0x0
bal nbmisc_read_index_mips
nop
move v1, v0
li t0, 0xffffffbf // ~(1 << 6)
and t1, v1, t0
li t0, 0x40 // (1 << 6)
or v1, t1, t0
beq v1, v0, 1f
nop
move a2, v1
bal nbmisc_write_index_mips
nop
1:
j t6
nop
END(enable_rs780_dev8)
LEAF(pci_read_config32_mips)
dli t1, HT_CONFIG_ADDR
or t2, t1, a0
or t1, t2, a1
lw v0, 0x0(t1)
j ra
nop
END(pci_read_config32_mips)
LEAF(pci_write_config32_mips)
dli t1, HT_CONFIG_ADDR
or t2, t1, a0
or t1, t2, a1
sw a2, 0x0(t1)
j ra
nop
END(pci_write_config32_mips)
LEAF(pci_read_config8_mips)
dli t1, HT_CONFIG_ADDR
or t2, t1, a0
or t1, t2, a1
lb v0, 0x0(t1)
j ra
nop
END(pci_read_config8_mips)
LEAF(pci_write_config8_mips)
dli t1, HT_CONFIG_ADDR
or t2, t1, a0
or t1, t2, a1
sb a2, 0x0(t1)
j ra
nop
END(pci_write_config8_mips)
LEAF(pci_read_config8)
dli t1, HT_CONFIG_ADDR
or t2, t1, a0
or t1, t2, a1
lb v0, 0x48(t1)
j ra
nop
END(pci_read_config8)
LEAF(pci_write_config8)
dli t1, HT_CONFIG_ADDR
or t2, t1, a0
or t1, t2, a1
sb a2, 0x48(t1)
j ra
nop
END(pci_write_config8)
LEAF(enable_lpcio_dev8)
move t6, ra
li a0,20
li a1,3
sll a0,11
sll a1,8
bal pci_read_config8
nop
move v1, v0
li t0, 0x3
or t1, v1, t0
move a2, t1
bal pci_write_config8
nop
j t6
nop
END(enable_lpcio_dev8)
LEAF(lock_scache)
#if 1
dli t0, 0x900010003ff04000
dli t1, 0xffffffffffe00000
sd t1, 0x240(t0)
dli t1, 0x8000100090000000
sd t1, 0x200(t0)
#if 0 //1M
dli t0, 0x900010003ff04000
dli t1, 0xfffffffffff00000
sd t1, 0x248(t0)
dli t1, 0x8000100090200000
sd t1, 0x208(t0)
#endif
dli t0, 0x900000003ff00000
dli t1, 0xffffffffffe00000
sd t1, 0x240(t0)
dli t1, 0x8000000090000000
sd t1, 0x200(t0)
#if 0 //1M
dli t0, 0x900000003ff00000
dli t1, 0xfffffffffff00000
sd t1, 0x248(t0)
dli t1, 0x8000000090200000
sd t1, 0x208(t0)
#endif
jr ra
nop
#endif
END(lock_scache)
.ent slave_main
slave_main:
bal tlb_init
nop
bal godson2_cache_init
nop
bal vcache_init
nop
dli t2, NODE0_CORE0_BUF0
dli t3, BOOTCORE_ID
dsll t3, 8
or t2, t2, t3
wait_scache_allover:
lw t4, FN_OFF(t2)
/* since bsp be paused, then resumed after mem initialised
* we need to SYSTEM_INIT_OK instead of L2_CACHE_DONE
*/
dli t5, SYSTEM_INIT_OK
bne t4, t5, wait_scache_allover
nop
/**********************************************/
## enable kseg0 cachablilty####
mfc0 t6, CP0_CONFIG
ori t6, t6, 7
xori t6, t6, 4
mtc0 t6, CP0_CONFIG
#jump to cached kseg0 address
lui t6, 0xdfff
ori t6, t6, 0xffff
bal 1f
nop
1:
and ra, ra, t6
daddiu ra, ra, 16
jr ra
nop
/******************************************************************/
/* Read Mail BOX to judge whether current core can jump to kernel
* the cpu spin till FN_OFF is NOT zero
/******************************************************************/
/**********************
* t0: core ID
* t1: core mailbox base address
* t2: jump address
* t3: temp
************************/
bal clear_mailbox
nop
waitforinit:
li a0, 0x1000
idle1000:
addiu a0, -1
bnez a0, idle1000
nop
lw t2, FN_OFF(t1)
beqz t2, waitforinit
nop
dli t3, 0xffffffff00000000
or t2, t3
dli t3, 0x9800000000000000
ld sp, SP_OFF(t1)
or sp, t3
ld gp, GP_OFF(t1)
or gp, t3
ld a1, A1_OFF(t1)
jalr t2 # slave core jump to kernel, byebye
nop
.end slave_main
slave_main_end:
#######################################
#include "ddr_dir/ls3B5_ddr_config.S"
#include "loongson3C_ddr3_leveling.S"
#ifdef DEBUG_DDR
#include "ddr_dir/Test_Mem.S"
#endif
.global watchdog_enable
.ent watchdog_enable
.set noreorder
.set mips3
watchdog_enable:
WatchDog_Enable
jr ra
nop
.end watchdog_enable
.text
.global nvram_offs
.align 12
nvram_offs:
.dword 0x0
.align 12
#######################################
.rdata
.align 5
.global ddr2_reg_data
.global ddr3_reg_data
//#include "loongson3C_ddr_param.400M.S" //300M ~ 400M
#include "loongson3C_ddr_param.S" //667M ~
//#include "loongson3C_ddr_param.533M.S" //~ 533M
|